DAQ

PXI E Series User Manual

Multifunction I/O Boards for PXI and CompactPCI Bus Computers



Internet Support

E-mail: support@natinst.com FTP Site: ftp.natinst.com Web Address: www.natinst.com

Bulletin Board Support

BBS United States: 512 794 5422 BBS United Kingdom: 01635 551422

BBS France: 01 48 65 15 59

Fax-on-Demand Support

512 418 1111

Telephone Support (USA)

Tel: 512 795 8248 Fax: 512 794 5678

International Offices

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 288 3336, Canada (Ontario) 905 785 0085, Canada (Québec) 514 694 8521, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Hong Kong 2645 3186, Israel 03 6120092, Italy 02 413091, Japan 03 5472 2970, Korea 02 596 7456, Mexico 5 520 2635, Netherlands 0348 433466, Norway 32 84 84 00, Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 200 51 51, Taiwan 02 377 1200, United Kingdom 01635 523545

National Instruments Corporate Headquarters

6504 Bridge Point Parkway Austin, Texas 78730-5039 USA Tel: 512 794 0100

© Copyright 1997, 1999 National Instruments Corporation. All rights reserved.

Important Information

Warranty

The PXI E Series devices are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

Except as specified herein, National Instruments makes no warranties, express or implied, and specifically disclaims any warranty of merchantability or fitness for a particular purpose. Customer's right to recover damages caused by fault or negligence on the part of National Instruments hall be limited to the amount therefore pand by the customer. National Instruments will not be liable for damages resulting from loss of data, profits, use of products, or incidental or consequential damages, even if advised of the possibility thereof. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner's failure to follow the National Instruments installation, operation, or maintenance instructions; owner's modification of the product; owner's abuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

 $ComponentWorks^{^{\!\top\!\!\!M}}, CVI^{^{\!\top\!\!\!M}}, DAQ\text{-}STC^{^{\!\top\!\!\!M}}, LabVIEW^{^{\!\top\!\!\!M}}, Measure^{^{\!\top\!\!\!M}}, MITE^{^{\!\top\!\!\!M}}, NI\text{-}DAQ^{^{\!\top\!\!\!M}}, NI\text{-}PGIA^{^{\!\top\!\!\!M}}, RTSI^{^{\!\top\!\!\!M}}, SCXI^{^{\!\top\!\!\!M}}, and VirtualBench^{^{\!\top\!\!\!M}} are trademarks of National Instruments Corporation.$

Product and company names mentioned herein are trademarks or trade names of their respective companies.

WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Contents

About	This Manual	
	Organization of This Manual	хi
	Conventions Used in This Manual	
	National Instruments Documentation	xiii
	Related Documentation	xiv
	Customer Communication	xiv
Chapte	er 1	
Introdu		
	About the PXI E Series	1-1
	Using PXI with CompactPCI	
	What You Need to Get Started	
	Software Programming Choices	
	National Instruments Application Software	1-4
	NI-DAQ Driver Software	1-4
	Register-Level Programming	1-6
	Optional Equipment	
	Custom Cabling	
	Unpacking	1-7
Chapte	er 2	
•	ation and Configuration	
	Software Installation	2-1
	Hardware Installation	
	Board Configuration	
Chapte	er 3	
-	are Overview	
	Analog Input	3 2
	Input Mode	
	Input Polarity and Input Range	
	Considerations for Selecting Input Ranges	
	Dither	
	Multichannel Scanning Considerations	

	Analog Output	3-8
	Analog Output Reference Selection	3-9
	Analog Output Polarity Selection	3-9
	Analog Output Reglitch Selection	3-9
	Analog Trigger	3-10
	Digital I/O	3-13
	Timing Signal Routing	3-13
	Programmable Function Inputs	3-14
	Board and RTSI Clocks	3-15
	RTSI Triggers	3-15
Chap	ter 4	
Signa	al Connections	
	I/O Connector	4-1
	I/O Connector Signal Descriptions	4-4
	Analog Input Signal Connections	
	Types of Signal Sources	
	Floating Signal Sources	
	Ground-Referenced Signal Sources	
	Input Configurations	
	Differential Connection Considerations (DIFF Input Configuration)	
	Differential Connections for Ground-Referenced	
	Signal Sources	4-15
	Differential Connections for Nonreferenced or	
	Floating Signal Sources	4-16
	Single-Ended Connection Considerations	
	Single-Ended Connections for Floating Signal Sources	
	(RSE Configuration)	4-19
	Single-Ended Connections for Grounded Signal Sources	
	(NRSE Configuration)	4-19
	Common-Mode Signal Rejection Considerations	
	Analog Output Signal Connections	
	Digital I/O Signal Connections	
	Power Connections	
	Timing Connections	4-23
	Programmable Function Input Connections	
	DAQ Timing Connections	
	SCANCLK Signal	
	EXTSTROBE* Signal	
	TRIG1 Signal	
	TRIG2 Signal	
	STARTSCAN Signal	
	5	

CONVERT* Signal	4-31
AIGATE Signal	4-33
SISOURCE Signal	4-33
Waveform Generation Timing Connections	4-34
WFTRIG Signal	4-34
UPDATE* Signal	4-35
UISOURCE Signal	4-36
General-Purpose Timing Signal Connections	4-37
GPCTR0_SOURCE Signal	4-37
GPCTR0_GATE Signal	4-38
GPCTR0_OUT Signal	4-39
GPCTR0_UP_DOWN Signal	4-39
GPCTR1_SOURCE Signal	4-40
GPCTR1_GATE Signal	4-40
GPCTR1_OUT Signal	4-41
GPCTR1_UP_DOWN Signal	4-41
FREQ_OUT Signal	4-43
Field Wiring Considerations	4-43
Chapter 5 Calibration	
Loading Calibration Constants	5-1
Self-Calibration	5-2
External Calibration	5-2
Other Considerations	5-3

Appendix A Specifications

Appendix B
Optional Cable Connector Descriptions

Appendix C
Common Questions

Appendix D
Customer Communication

Glossary

Index

Figures

Figure 1-1.	The Relationship between the Programming Environment,	
	NI-DAQ, and Your Hardware	1-5
Figure 3-1.	PXI-6040E, PXI-6070E, and PXI-6071E Block Diagram	3-1
Figure 3-2.	PXI-6030E and PXI-6031E Block Diagram	
Figure 3-3.	Dither	
Figure 3-4.	Analog Trigger Block Diagram	
Figure 3-5.	Below-Low-Level Analog Triggering Mode	
Figure 3-6.	Above-High-Level Analog Triggering Mode	
Figure 3-7.	Inside-Region Analog Triggering Mode	
Figure 3-8.	High-Hysteresis Analog Triggering Mode	
Figure 3-9.	Low-Hysteresis Analog Triggering Mode	
Figure 3-10.	CONVERT* Signal Routing	
Figure 3-11.	RSTI Bus Signal Connection	3-16
Figure 4-1.	I/O Connector Pin Assignment for the PXI-6030E, PXI-6040E,	4.2
F' 4 2	and PXI-6070E	
Figure 4-2.	I/O Connector Pin Assignment for the PXI-6031E and PXI-6071E	
Figure 4-3. Figure 4-4.	PXI E Series PGIA Differential Input Connections for Ground-Referenced Signals	
Figure 4-4.	Differential Input Connections for Nonreferenced Signals	
Figure 4-6.	Single-Ended Input Connections for Nonreferenced or	4-10
riguic 4-0.	Floating Signals	4-19
Figure 4-7.	Single-Ended Input Connections for Ground-Referenced Signals	
Figure 4-8.	Analog Output Connections	
Figure 4-9.	Digital I/O Connections	
Figure 4-10.	Timing I/O Connections	
Figure 4-11.	Typical Posttriggered Acquisition	
Figure 4-12.	Typical Pretriggered Acquisition	
Figure 4-13.	SCANCLK Signal Timing	
Figure 4-14.	EXTSTROBE* Signal Timing	
Figure 4-15.	TRIG1 Input Signal Timing	
Figure 4-16.	TRIG1 Output Signal Timing	
Figure 4-17.	TRIG2 Input Signal Timing	
Figure 4-18.	TRIG2 Output Signal Timing	
Figure 4-19.	STARTSCAN Input Signal Timing	
Figure 4-20.	STARTSCAN Output Signal Timing	

	Figure 4-21.	CONVERT* Input Signal Timing	4-32
	Figure 4-22.	CONVERT* Output Signal Timing	4-32
	Figure 4-23.	SISOURCE Signal Timing	4-34
	Figure 4-24.	WFTRIG Input Signal Timing	
	Figure 4-25.	WFTRIG Output Signal Timing	4-35
	Figure 4-26.	UPDATE* Input Signal Timing	4-36
	Figure 4-27.	UPDATE* Output Signal Timing	4-36
	Figure 4-28.	UISOURCE Signal Timing	4-37
	Figure 4-29.	GPCTR0_SOURCE Signal Timing	4-38
	Figure 4-30.	GPCTR0_GATE Signal Timing in Edge-Detection Mode	4-39
	Figure 4-31.	GPCTR0_OUT Signal Timing	4-39
	Figure 4-32.	GPCTR1_SOURCE Signal Timing	
	Figure 4-33.	GPCTR1_GATE Signal Timing in Edge-Detection Mode	4-41
	Figure 4-34.	GPCTR1_OUT Signal Timing	
	Figure 4-35.	GPCTR Timing Summary	4-42
	Figure B-1.	68-Pin MIO Connector Pin Assignments	B-2
	Figure B-2.	68-Pin Extended Analog Input Connector Pin Assignments	B-3
	Figure B-3.	50-Pin MIO Connector Pin Assignments	B-4
Table	es		
	Table 1-1.	Pins Used by PXI E Series Board	1-2
	Table 3-1.	Available Input Configurations for the PXI E Series	
	Table 3-2.	Actual Range and Measurement Precision, PXI-6040E, PXI-6070E, and PXI-6071E	
	Table 3-3.	Actual Range and Measurement Precision, PXI-6030 and	
		PXI-6031E	3-3
	Table 4-1.	I/O Signal Summary, PXI-6040E, PXI-6070E, and PXI-6071E	
	Table 4-2.	I/O Signal Summary, PXI-6030E and PXI-6031E	
	Table 4-3.	Summary of Analog Input Connections	4-13

About This Manual

This manual describes the electrical and mechanical aspects of each board in the PXI E Series product line and contains information concerning their operation and programming. Unless otherwise noted, text applies to all boards in the PXI E Series.

The PXI E Series includes the following boards:

- PXI-6030E
- PXI-6031E
- PXI-6040E
- PXI-6070E
- PXI-6071E

The PXI E Series boards are high-performance multifunction analog, digital, and timing I/O boards for PXI bus computers. Supported functions include analog input, analog output, digital I/O, and timing I/O.

Organization of This Manual

The PXI E Series User Manual is organized as follows:

- Chapter 1, *Introduction*, describes the PXI E Series boards, lists what
 you need to get started, describes the optional software and optional
 equipment, and explains how to unpack your PXI E Series board.
- Chapter 2, *Installation and Configuration*, explains how to install and configure your PXI E Series board.
- Chapter 3, *Hardware Overview*, presents an overview of the hardware functions on your PXI E Series board.
- Chapter 4, Signal Connections, describes how to make input and output signal connections to your PXI E Series board via the board I/O connector.
- Chapter 5, Calibration, discusses the calibration procedures for your PXI E Series board.
- Appendix A, Specifications, lists the specifications of each PXI E Series board.
- Appendix B, *Optional Cable Connector Descriptions*, describes the connectors on the optional cables for the PXI E Series boards.

<>

- Appendix C, Common Questions, contains a list of commonly asked questions and their answers relating to usage and special features of your PXI E Series board.
- Appendix D, Customer Communication, contains forms you can use to request help from National Instruments or to comment on our products.
- The *Glossary* contains an alphabetical list and description of terms used in this manual, including abbreviations, acronyms, metric prefixes, mnemonics, and symbols.
- The *Index* contains an alphabetical list of key terms and topics in this manual, including the page where you can find each one.

Conventions Used in This Manual

The following conventions are used in this manual.

Angle brackets enclose the name of a key on the keyboard—for example,

<shift>. Angle brackets containing numbers separated by an ellipsis represent a range of values associated with a bit or signal name—for

example, DBIO<3..0>.

The ♦ symbol indicates that the text following it applies only to specific

PXI E Series boards.

This icon to the left of bold italicized text denotes a note, which alerts you

to important information.

This icon to the left of bold italicized text denotes a caution, which advises

you of precautions to take to avoid injury, data loss, or a system crash.

bold Bold text denotes parameters.

bold italic Bold italic text denotes a note, caution, or warning.

CompactPCI Refers to the core specification defined by the PCI Industrial Computer

Manufacturer's Group (PICMG)

italic Italic text denotes emphasis on a specific board in the PXI E Series or on

other important information, a cross reference, or an introduction to a key

concept.

monospace Text in this font denotes text or characters that you should literally enter

from the keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths,

directories, programs, subprograms, subroutines, device names, functions, variables, file names, and extensions, and for statements and comments taken from program code.

NI-DAQ refers to the NI-DAQ driver software for Macintosh or

PC compatible computers unless otherwise noted.

PC Refers to all PC AT series computers with PXI bus unless otherwise noted.

PXI Stands for PCI eXtensions for Instrumentation. PXI is an open specification

that builds off the CompactPCI specification by adding

instrumentation-specific features.

SCXI SCXI stands for Signal Conditioning eXtensions for Instrumentation and is

a National Instruments product line designed to perform front-end signal

conditioning for National Instruments plug-in DAQ boards.

National Instruments Documentation

The *PXI E Series User Manual* is one piece of the documentation set for your DAQ system. You could have any of several types of manuals depending on the hardware and software in your system. Use the manuals you have as follows:

- Getting Started with SCXI—If you are using SCXI, this is the first
 manual you should read. It gives an overview of the SCXI system and
 contains the most commonly needed information for the modules,
 chassis, and software.
- Your SCXI hardware user manuals—If you are using SCXI, read these
 manuals next for detailed information about signal connections and
 module configuration. They also explain in greater detail how the
 module works and contain application hints.
- Your DAQ hardware documentation—This documentation has
 detailed information about the DAQ hardware that plugs into or is
 connected to your computer. Use this documentation for hardware
 installation and configuration instructions, specification information
 about your DAQ hardware, and application hints.
- Software documentation—You may have both application software and NI-DAQ software documentation. National Instruments application software includes ComponentWorks, LabVIEW, LabWindows/CVI, Measure, and VirtualBench. After you set up your hardware system, use either your application software documentation or the NI-DAQ documentation to help you write your application. If

- you have a large, complicated system, it is worthwhile to look through the software documentation before you configure your hardware.
- Accessory installation guides or manuals—If you are using accessory
 products, read the terminal block and cable assembly installation
 guides. They explain how to physically connect the relevant pieces of
 the system. Consult these guides when you are making your
 connections.
- SCXI Chassis Manual—If you are using SCXI, read this manual for maintenance information on the chassis and installation instructions.

Related Documentation

The following documents contain information you may find helpful:

- DAQ-STC Technical Reference Manual
- National Instruments Application Note 025, Field Wiring and Noise Considerations for Analog Signals
- PCI Local Bus Specification Revision 2.1
- PICMG CompactPCI 2.0 R2.1
- PXI Specification Revision 1.0

Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix D, *Customer Communication*, at the end of this manual.

Introduction

This chapter describes the PXI E Series boards, lists what you need to get started, describes the optional software and optional equipment, and explains how to unpack your PXI E Series board.

About the PXI E Series

Thank you for buying a National Instruments PXI E Series board. The PXI E Series boards are completely Plug and Play, multifunction analog, digital, and timing I/O boards for PXI. This family of boards features 12-bit and 16-bit ADCs with 16 analog inputs, 12-bit and 16-bit DACs with voltage outputs, eight lines of TTL-compatible digital I/O, and two 24-bit counter/timers for timing I/O. Because the PXI E Series boards have no DIP switches, jumpers, or potentiometers, they are easily software-configured and calibrated.

The PXI E Series boards are completely switchless and jumperless data acquisition (DAQ) boards. This feature is made possible by the National Instruments MITE bus interface chip that connects the board to the PXI bus. The MITE implements the PCI Local Bus Specification so that the interrupts and base memory addresses are all software configured.

The PXI E Series boards use the National Instruments DAQ-STC system timing controller for time-related functions. The DAQ-STC consists of three timing groups that control analog input, analog output, and general-purpose counter/timer functions. These groups include a total of seven 24-bit and three 16-bit counters and a maximum timing resolution of 50 ns. The DAQ-STC makes possible such applications as buffered pulse generation, equivalent time sampling, and seamlessly changing the sampling rate.

Often with DAQ boards, you cannot easily synchronize several measurement functions to a common trigger or timing event. The PXI-MIO E Series boards have the Real-Time System Integration (RTSI) bus to solve this problem. The RTSI bus consists of our RTSI bus interface and the PXI Trigger signals on the PXI backplane to route timing and trigger signals between several functions on as many as seven DAQ boards in your system.

The PXI E Series boards can interface to an SCXI system so that you can acquire over 3,000 analog signals from thermocouples, RTDs, strain gauges, voltage sources, and current sources. You can also acquire or generate digital signals for communication and control. SCXI is the instrumentation front end for plug-in DAQ boards.

Detailed specifications of the PXI E Series boards are in Appendix A, *Specifications*.

Using PXI with CompactPCI

Using PXI compatible products with standard CompactPCI products is an important feature provided by *PXI Specification Revision 1.0*. If you use a PXI compatible plug-in card in a standard CompactPCI chassis, you will be unable to use PXI-specific functions, but you can still use the basic plug-in card functions. For example, the RTSI bus on your PXI E Series board is available in a PXI chassis, but not in a CompactPCI chassis.

The CompactPCI specification permits vendors to develop sub-buses that coexist with the basic PCI interface on the CompactPCI bus. Compatible operation is not guaranteed between CompactPCI boards with different sub-buses nor between CompactPCI boards with sub-buses and PXI. The standard implementation for CompactPCI does not include these sub-buses. Your PXI E Series board will work in any standard CompactPCI chassis adhering to *PICMG CompactPCI 2.0 R2.1*.

PXI specific features are implemented on the J2 connector of the CompactPCI bus. Table 1-1 lists the J2 pins used by your PXI E Series board. Your PXI board is compatible with any Compact PCI chassis with a sub-bus that does not drive these lines. Even if the sub-bus is capable of driving these lines, the PXI board is still compatible as long as those pins on the sub-bus are disabled by default and not ever enabled. Damage may result if these lines are driven by the sub-bus.

PXIE Series Signal	PXI Pin Name	PXI J2 Pin Number
RTSI<05>	PXI Trigger<05>	B16, A16, A17, A18, B18, C18
RTSI 6	PXI Star	D17
RTSI Clock	PXI Trigger 7	E16

Table 1-1. Pins Used by PXI E Series Board

B20, E15, A3, C3, D3, E3,

A2, B2

 PXI E Series Signal
 PXI Pin Name
 PXI J2 Pin Number

 Reserved
 LBL<0..3>
 C20, E20, A19, C19

 Reserved
 LBR<0..12>
 A21, C21, D21, E21, A20,

Table 1-1. Pins Used by PXI E Series Board (Continued)

What You Need to Get Started

To set up and use your PXI E Series board, you will need the following: One of the following boards: PXI-6030E PXI-6031E PXI-6040E PXI-6070E PXI-6071E ☐ PXI E Series User Manual • One of the following software packages and documentation: ComponentWorks LabVIEW for Windows LabWindows/CVI for Windows Measure NI-DAQ for PC Compatibles VirtualBench Your PXI or CompactPCI chassis and controller (hereafter referred to as your computer)

Software Programming Choices

You have several options to choose from when programming your National Instruments DAQ and SCXI hardware. You can use National Instruments application software, NI-DAQ, or register-level programming.

National Instruments Application Software

ComponentWorks contains tools for data acquisition and instrument control built on NI-DAQ driver software. ComponentWorks provides a higher-level programming interface for building virtual instruments through standard OLE controls and DLLs. With ComponentWorks, you can use all of the configuration tools, resource management utilities, and interactive control utilities included with NI-DAQ.

LabVIEW features interactive graphics, a state-of-the-art user interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of VIs for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW. The LabVIEW Data Acquisition VI Library is functionally equivalent to NI-DAQ software.

LabWindows/CVI features interactive graphics, state-of-the-art user interface, and uses the ANSI standard C programming language. The LabWindows/CVI Data Acquisition Library, a series of functions for using LabWindows/CVI with National Instruments DAQ hardware, is included with the NI-DAQ software kit. The LabWindows/CVI Data Acquisition Library is functionally equivalent to the NI-DAQ software.

VirtualBench features virtual instruments that combine DAQ products, software, and your computer to create a stand-alone instrument with the added benefit of the processing, display, and storage capabilities of your computer. VirtualBench instruments load and save waveform data to disk in the same forms that can be used in popular spreadsheet programs and word processors.

Using ComponentWorks, LabVIEW, LabWindows/CVI, or VirtualBench software will greatly reduce the development time for your data acquisition and control application.

NI-DAQ Driver Software

The NI-DAQ driver software is included at no charge with all National Instruments DAQ hardware. NI-DAQ is not packaged with SCXI or accessory products, except for the SCXI-1200. NI-DAQ has an extensive library of functions that you can call from your application programming environment. These functions include routines for analog input (A/D conversion), buffered data acquisition (high-speed A/D conversion), analog output (D/A conversion), waveform generation (timed D/A conversion), digital I/O, counter/timer operations, SCXI, RTSI, self-calibration, messaging, and acquiring data to extended memory.

NI-DAQ has both high-level DAQ I/O functions for maximum ease of use and low-level DAQ I/O functions for maximum flexibility and performance. Examples of high-level functions are streaming data to disk or acquiring a certain number of data points. An example of a low-level function is writing directly to registers on the DAQ device. NI-DAQ does not sacrifice the performance of National Instruments DAQ devices because it lets multiple devices operate at their peak.

NI-DAQ also internally addresses many of the complex issues between the computer and the DAQ hardware such as programming interrupts and DMA controllers. NI-DAQ maintains a consistent software interface among its different versions so that you can change platforms with minimal modifications to your code. Whether you are using conventional programming languages or National Instruments application software, your application uses the NI-DAQ driver software, as illustrated in Figure 1-1.




Figure 1-1. The Relationship between the Programming Environment, NI-DAQ, and Your Hardware

Register-Level Programming

The final option for programming any National Instruments DAQ hardware is to write register-level software. Writing register-level programming software can be very time-consuming and inefficient, and is not recommended for most users.

Even if you are an experienced register-level programmer, using NI-DAQ or application software to program your National Instruments DAQ hardware is easier than, and as flexible as, register-level programming, and can save weeks of development time.

Optional Equipment

National Instruments offers a variety of products to use with your PXI E Series board, including cables, connector blocks, and other accessories, as follows:

- Cables and cable assemblies, shielded and ribbon
- Connector blocks, shielded and unshielded 50-, 68-, and 100-pin screw terminals
- SCXI modules and accessories for isolating, amplifying, exciting, and multiplexing signals for relays and analog output. With SCXI you can condition and acquire up to 3,072 channels.
- Low channel count signal conditioning modules, boards, and accessories, including conditioning for strain gauges and RTDs, simultaneous sample and hold, and relays

For more specific information about these products, refer to your National Instruments catalogue or call the office nearest you.

Custom Cabling

National Instruments offers cables and accessories for you to prototype your application or to use if you frequently change board interconnections.

If you want to develop your own cable, however, the following guidelines may be useful:

 For the analog input signals, shielded twisted-pair wires for each analog input pair yield the best results, assuming that you use differential inputs. Tie the shield for each signal pair to the ground reference at the source.

- You should route the analog lines separately from the digital lines.
- When using a cable shield, use separate shields for the analog and digital halves of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

The following list gives recommended part numbers for connectors that mate to the I/O connector on your PXI E Series board.

- PXI-6030E, PXI-6040E, PXI-6070E
 - Honda 68-position, solder cup, female connector (part number PCS-E68FS)
 - Honda backshell (part number PCS-E68LKPA)

For more information on mating connectors and a backshell kit for making custom 68-pin cables, see the *National Instruments Catalogue*.

- ◆ PXI-6031E and PXI-6071E
 - AMP 100-position IDC male connector (part number 1-750913-9)
 - AMP backshell, 0.50 max O.D. cable (part number 749081-1)
 - AMP backshell, 0.55 max O.D. cable, (part number 749854-1)

Unpacking

Your PXI E Series board is shipped in an antistatic package to prevent electrostatic damage to the board. Electrostatic discharge can damage several components on the board. To avoid such damage in handling the board, take the following precautions:

- Ground yourself via a grounding strap or by holding a grounded object.
- Touch the antistatic package to a metal part of your computer chassis before removing the board from the package.
- Remove the board from the package and inspect the board for loose components or any other sign of damage. Notify National Instruments if the board appears damaged in any way. *Do not* install a damaged board into your computer.
- *Never* touch the exposed pins of connectors.

Installation and Configuration

This chapter explains how to install and configure your PXIE Series board.

Software Installation

Install your software before you install your PXI E Series board. Refer to the appropriate release notes indicated below for specific instructions on the software installation sequence.

If you are using NI-DAQ, refer to your NI-DAQ release notes. Find the installation section for your operating system and follow the instructions given there.

If you are using LabVIEW, LabWindows/CVI, or other National Instruments application software packages, refer to the appropriate release notes. After you have installed your application software, refer to your NI-DAQ release notes and follow the instructions given there for your operating system and application software package.

Hardware Installation

You can install a PXI E Series board in any available expansion slot in your computer. However, to achieve best noise performance, leave as much room as possible between the PXI E Series board and other boards and hardware. The following are general installation instructions, but consult your computer user manual or technical reference manual for specific instructions and warnings.

- 1. Write down the PXI E Series board serial number in the *PXI E Series Hardware and Software Configuration Form* in Appendix D, *Customer Communication*, of this manual.
- 2. Turn off and unplug your computer.
- 3. Choose an unused PXI slot in your system. For maximum performance, the PXI E Series board has an onboard DMA controller that can only be used if the board is installed in a slot that supports bus arbitration, or bus master cards. National Instruments recommends installing the PXI E Series board in such a slot. The PXI specification

requires all slots to support bus master cards, but the CompactPCI specification does not. If you install in a CompactPCI non-master slot, you must disable the PXI E Series board onboard DMA controller using software.

- 4. Remove the filler panel for the slot you have chosen.
- 5. Insert the PXI E Series board into a 5 V PXI slot. Use the injector/ejector handle to fully insert the board into the chassis.
- 6. Screw the front panel of the PXI E Series board to the front panel mounting rail of the system.
- 7. Plug in and turn on your computer.

The PXI E Series board is installed. You are now ready to configure your software. Refer to your software documentation for configuration instructions.

Board Configuration

Due to the National Instruments standard architecture for data acquisition and the PXI bus specification, the PXI E Series boards are completely software configurable. You must perform two types of configuration on the PXI E Series boards—bus-related and data acquisition-related configuration.

The PXI E Series boards are fully compatible with the *PXI Specification Revision 1.0*. This allows the PXI system to automatically perform all bus-related configurations and requires no user interaction. Bus-related configuration includes setting the board base memory address and interrupt channel.

Data-acquisition-related configuration includes such settings as analog input polarity and range, analog input mode, and others. You can modify these settings through application level software, such as NI-DAQ, ComponentWorks, LabVIEW, LabWindows/CVI, and VirtualBench.

Hardware Overview

This chapter presents an overview of the hardware functions on your PXI E Series board.

Figure 3-1 shows a block diagram for the PXI-6040E, PXI-6070E, and PXI-6071E.




Figure 3-1. PXI-6040E, PXI-6070E, and PXI-6071E Block Diagram




Figure 3-2 shows a block diagram for the PXI-6030E and PXI-6031E.

Figure 3-2. PXI-6030E and PXI-6031E Block Diagram

Analog Input

The analog input section of each PXI E Series board is software configurable. You can select different analog input configurations through application software designed to control the PXI E Series boards. The following sections describe in detail each of the analog input categories.

Input Mode

The PXI E Series boards have three different input modes—nonreferenced single-ended (NRSE) input, referenced single-ended (RSE) input, and differential (DIFF) input. The single-ended input configurations provide up to 16 channels (64 channels on the PXI-6031E and PXI-6071E). The DIFF input configuration provides up to eight channels (32 channels on the PXI-6031E and PXI-6071E). Input modes are programmed on a per channel basis for multimode scanning. For example, you can configure the

circuitry to scan 12 channels—four differentially-configured channels and eight single-ended channels. Table 3-1 describes the three input configurations.

Configuration	Description
DIFF	A channel configured in DIFF mode uses two analog channel input lines. One line connects to the positive input of the board programmable gain instrumentation amplifier (PGIA), and the other connects to the negative input of the PGIA.
RSE	A channel configured in RSE mode uses one analog channel input line, which connects to the positive input of the PGIA. The negative input of the PGIA is internally tied to analog input ground (AIGND).
NRSE	A channel configured in NRSE mode uses one analog channel input line, which connects to the positive input of the PGIA. The negative input of the PGIA connects to the analog input sense (AISENSE) input.

Table 3-1. Available Input Configurations for the PXI E Series

For more information about the three types of input configuration, refer to the *Analog Input Signal Connections* section in Chapter 4, *Signal Connections*, which contains diagrams showing the signal paths for the three configurations.

Input Polarity and Input Range

PXI-6040E, PXI-6070E, and PXI-6071E

These boards have two input polarities—unipolar and bipolar. Unipolar input means that the input voltage range is between 0 and V_{ref} , where V_{ref} is a positive reference voltage. Bipolar input means that the input voltage range is between $-V_{ref}/2$ and $+V_{ref}/2$. These boards have a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 10 V (\pm 5 V).

You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.

The software-programmable gain on these boards increases their overall flexibility by matching the input signal ranges to those that the ADC can accommodate. These boards have gains of 0.5, 1, 2, 5, 10, 20, 50, and 100

and are suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-2 shows the overall input range and precision according to the input range configuration and gain used.

Table 3-2. Actual Range and Measurement Precision, PXI-6040E, PXI-6070E, and PXI-6071E

Range Configuration	Gain	Actual Input Range	Precision ¹
0 to +10 V	1.0	0 to +10 V	2.44 mV
	2.0	0 to +5 V	1.22 mV
	5.0	0 to +2 V	488.28 μV
	10.0	0 to +1 V	244.14 μV
	20.0	0 to +500 mV	122.07 μV
	50.0	0 to +200 mV	48.83 μV
	100.0	0 to +100 mV	24.41 μV
−5 to +5 V	0.5	-10 to +10 V	4.88 mV
	1.0	−5 to +5 V	2.44 mV
	2.0	-2.5 to +2.5 V	1.22 mV
	5.0	−1 to +1 V	488.28 μV
	10.0	-500 to +500 mV	244.14 μV
	20.0	-250 to +250 mV	122.07 μV
	50.0	-100 to +100 mV	48.83 μV
	100.0	-50 to +50 mV	24.41 μV
	I		ſ

¹ The value of 1 LSB of the 12-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 12-bit count.

Note: See Appendix A, Specifications, for absolute maximum ratings.

PXI-6030E and PXI-6031E

These boards have two input polarities—unipolar and bipolar. Unipolar input means that the input voltage range is between 0 and $V_{\rm ref}$, where $V_{\rm ref}$ is a positive reference voltage. Bipolar input means that the input voltage range is between $-V_{\rm ref}$ and $+V_{\rm ref}$. So, these boards have a unipolar input range of 10 V (0 to 10 V) and a bipolar input range of 20 V (± 10 V). You can program polarity and range settings on a per channel basis so that you can configure each input channel uniquely.

🧊 Note

You can calibrate your PXI-6030E and PXI-6031E analog input circuitry for either a unipolar or bipolar polarity. If you mix unipolar and bipolar channels in your scan list and you are using NI-DAQ, then NI-DAQ will load the calibration constants appropriate to the polarity for which analog input channel 0 is configured.

The software-programmable gain on these boards increases their overall flexibility by matching the input signal ranges to those that the ADC can accommodate. These boards have gains of 1, 2, 5, 10, 20, 50, and 100. These gains are suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal.

Table 3-3 shows the overall input range and precision according to the input range configuration and gain used.

Table 3-3. Actual Range and Measurement Precision, PXI-6030 and PXI-6031E

Range Configuration	Gain	Actual Input Range	Precision ¹
0 to +10 V	1.0	0 to +10 V	152.59 μV
	2.0	0 to +5 V	76.29 μV
	5.0	0 to +2 V	30.52 μV
	10.0	0 to +1 V	15.26 μV
	20.0	0 to +500 mV	7.63µV
	50.0	0 to +200 mV	3.05 μV
	100.0	0 to 100 mV	1.53 μV
-10 to +10 V	1.0	-10 to +10 V	305.18 μV
	2.0	−5 to +5 V	152.59 μV
	5.0	-2 to $+2$ V	61.04 μV
	10.0	-1 to +1 V	30.52 μV
	20.0	-500 to +500 mV	15.26 μV
	50.0	-200 to +200 mV	6.10 μV
	100.0	-100 to +100 mV	3.05 μV

 $^{^1}$ The value of 1 LSB of the 16-bit ADC; that is, the voltage increment corresponding to a change of one count in the ADC 16-bit count

Note: See Appendix A, Specifications, for absolute maximum ratings.

Considerations for Selecting Input Ranges

Which input polarity and range you select depends on the expected range of the incoming signal. A large input range can accommodate a large signal variation but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution but may result in the input signal going out of range. For best results, match the input range as closely as possible to the expected range of the input signal. For example, if you are certain the input signal will not be negative (below 0 V), unipolar input polarity is best. However, if the signal is negative or equal to zero, you will get inaccurate readings if you use unipolar input polarity.

Dither

When you enable dither, you add approximately $0.5~LSB_{rms}$ of white Gaussian noise to the signal to be converted by the ADC. This addition is useful for applications involving averaging to increase the resolution of your PXI E Series board, as in calibration or spectral analysis. In such applications, noise modulation is decreased and differential linearity is improved by the addition of the dither. When taking DC measurements, such as when checking the board calibration, you should enable dither and average about 1,000 points to take a single reading. This process removes the effects of quantization and reduces measurement noise, resulting in improved resolution. For high-speed applications not involving averaging or spectral analysis, you may want to disable the dither to reduce noise. Your software enables and disables the dither circuitry.

Figure 3-3 illustrates the effect of dither on signal acquisition. Figure 3-3a shows a small (±4 LSB) sine wave acquired with dither off. The ADC quantization is clearly visible. Figure 3-3b shows what happens when 50 such acquisitions are averaged together; quantization is still plainly visible. In Figure 3-3c, the sine wave is acquired with dither on. There is a considerable amount of visible noise. But averaging about 50 such acquisitions, as shown in Figure 3-3d, eliminates both the added noise and the effects of quantization. Dither has the effect of forcing quantization noise to become a zero-mean random variable rather than a deterministic function of the input signal.




Figure 3-3. Dither

You cannot disable dither on the PXI-6030E or PXI-6031E. This is because the ADC resolution is so fine that the ADC and the PGIA inherently produce almost $0.5~LSB_{rms}$ of noise. This is equivalent to having a dither circuit that is always enabled.

Multichannel Scanning Considerations

Most of the PXI E Series boards can scan multichannels at the same maximum rate as their single-channel rate; however, pay careful attention to the settling times for each of the boards. The settling time for most of the PXI E Series boards is independent of the selected gain, even at the maximum sampling rate. The settling time for the very high-speed boards is gain dependent, which can affect the useful sampling rate for a given gain. No extra settling time is necessary between channels as long as the gain is constant and source impedances are low. Refer to Appendix A, *Specifications*, for a complete listing of settling times for each of the PXI E Series boards.

When scanning among channels at various gains, the settling times may increase. When the PGIA switches to a higher gain, the signal on the previous channel may be well outside the new, smaller range. For instance, suppose a 4 V signal is connected to channel 0 and a 1 mV signal is connected to channel 1, and suppose the PGIA is programmed to apply a gain of one to channel 0 and a gain of 100 to channel 1. When the multiplexer switches to channel 1 and the PGIA switches to a gain of 100, the new full-scale range is 100 mV (if the ADC is in unipolar mode).

The approximately 4 V step from 4 V to 1 mV is 4,000% of the new full-scale range. For a 16-bit board to settle within 0.0015% (15 ppm or 1 LSB) of the 100 mV full-scale range on channel 1, the input circuitry has to settle within 0.00004% (0.4 ppm or 1/400 LSB) of the 4 V step. It may take as long as 200 μs for the circuitry to settle this much. In general, this extra settling time is not needed when the PGIA is switching to a lower gain.

Settling times can also increase when scanning high-impedance signals due to a phenomenon called *charge injection*, where the analog input multiplexer injects a small amount of charge into each signal source when that source is selected. If the impedance of the source is not low enough, the effect of the charge—a voltage error—will not have decayed by the time the ADC samples the signal. For this reason, keep source impedances under 1 k Ω to perform high-speed scanning.

Due to the previously described limitations of settling times resulting from these conditions, multichannel scanning is not recommended unless sampling rates are low enough or it is necessary to sample several signals as nearly simultaneously as possible. The data is much more accurate and channel-to-channel independent if you acquire data from each channel independently (for example, 100 points from channel 0, then 100 points from channel 1, then 100 points from channel 2, and so on).

Analog Output

◆ PXI-6040E, PXI-6070E, and PXI-6071E

These PXI E Series boards supply two channels of analog output voltage at the I/O connector. The reference and range for the analog output circuitry is software selectable. The reference can be either internal or external, whereas the range can be either bipolar or unipolar.

PXI-6030E and PXI-6031E

These boards supply two channels of analog output voltage at the I/O connector. The range is software-selectable between unipolar (0 to 10 V) and bipolar (± 10 V).

Analog Output Reference Selection

PXI-6040E, PXI-6070E, and PXI-6071E

You can connect each D/A converter (DAC) to these PXI E Series boards' internal reference of 10 V or to the external reference signal connected to the external reference (EXTREF) pin on the I/O connector. This signal applied to EXTREF should be within ± 11 V. You do not need to configure both channels for the same mode.

Analog Output Polarity Selection

You can configure each analog output channel for either unipolar or bipolar output. A unipolar configuration has a range of 0 to V_{ref} at the analog output. A bipolar configuration has a range of $-V_{ref}$ to $+V_{ref}$ at the analog output. V_{ref} is the voltage reference used by the DACs in the analog output circuitry and can be either the $+10\ V$ onboard reference or an externally supplied reference within $\pm 11\ V$. You do not need to configure both channels for the same range.

Selecting a bipolar range for a particular DAC means that any data written to that DAC will be interpreted as two's complement format. In two's complement mode, data values written to the analog output channel can be either positive or negative. If you select unipolar range, data is interpreted in straight binary format. In straight binary mode, data values written to the analog output channel range must be positive.

Analog Output Reglitch Selection

♦ PXI-6070E and PXI-6071E

In normal operation, a DAC output will glitch whenever it is updated with a new value. The glitch energy differs from code to code and appears as distortion in the frequency spectrum. Each analog output contains a reglitch circuit that generates uniform glitch energy at every code rather than large glitches at the major code transitions. This uniform glitch energy appears as a multiple of the update rate in the frequency spectrum. Notice that this reglitch circuit *does not* eliminate the glitches; it only makes them more uniform in size. Reglitching is normally disabled at startup and your software can independently enable each channel.

Analog Trigger

In addition to supporting internal software triggering and external digital triggering to initiate a data acquisition sequence, these boards also support analog triggering. You can configure the analog trigger circuitry to accept either a direct analog input from the PFI0/TRIG1 pin on the I/O connector or a postgain signal from the output of the PGIA, as shown in Figure 3-4. The trigger-level range for the direct analog channel is ± 10 V in 78 mV steps for the PXI-6040E, PXI-6070E, and PXI-6071E, and ± 10 V in 4.9 mV steps for the PXI-6030E and PXI-6031E. The range for the post-PGIA trigger selection is simply the full-scale range of the selected channel, and the resolution is that range divided by 256 for the PXI-6040E, PXI-6070E, and PXI-6071E and divided by 4,096 for the PXI-6030E and PXI-6031E.

Note

The PFI0/TRIG1 pin is an analog input when configured as an analog trigger. Therefore, it is susceptible to crosstalk from adjacent pins, which can result in false triggering when the pin is left unconnected. To avoid false triggering, make sure this pin is connected to a low-impedance signal source (less than $1 \text{ k}\Omega$ source impedance) if you plan to enable this input via software.




Figure 3-4. Analog Trigger Block Diagram

There are five analog triggering modes available, as shown in Figures 3-5 through 3-9. You can set **lowValue** and **highValue** independently in software.

In below-low-level analog triggering mode, the trigger is generated when the signal value is less than **lowValue**. **HighValue** is unused.




Figure 3-5. Below-Low-Level Analog Triggering Mode

In above-high-level analog triggering mode, the trigger is generated when the signal value is greater than **highValue**. **LowValue** is unused.




Figure 3-6. Above-High-Level Analog Triggering Mode

In inside-region analog triggering mode, the trigger is generated when the signal value is between the **lowValue** and the **highValue**.




Figure 3-7. Inside-Region Analog Triggering Mode

In high-hysteresis analog triggering mode, the trigger is generated when the signal value is greater than **highValue**, with the hysteresis specified by **lowValue**.




Figure 3-8. High-Hysteresis Analog Triggering Mode

In low-hysteresis analog triggering mode, the trigger is generated when the signal value is less than **lowValue**, with the hysteresis specified by **highValue**.




Figure 3-9. Low-Hysteresis Analog Triggering Mode

The analog trigger circuit generates an internal digital trigger based on the analog input signal and the user-defined trigger levels. This digital trigger can be used by any of the timing sections of the DAQ-STC, including the analog input, analog output, and general-purpose counter/timer sections. For example, the analog input section can be configured to acquire *n* scans after the analog input signal crosses a specific threshold. As another example, the analog output section can be configured to update its outputs whenever the analog input signal crosses a specific threshold.

Digital I/O

The PXI E Series boards contain eight lines of digital I/O for general-purpose use. You can individually software-configure each line for either input or output. At system startup and reset, the digital I/O ports are all high impedance.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control the general-purpose counters. The up/down control signals are input only and do not affect the operation of the DIO lines.

Timing Signal Routing

The DAQ-STC provides a very flexible interface for connecting timing signals to other boards or external circuitry. Your PXI E Series board uses the RTSI bus to interconnect timing signals between boards, and the Programmable Function Input (PFI) pins on the I/O connector to connect the board to external circuitry and other boards. These connections are designed to enable the PXI E Series board to both control and be controlled by other boards and circuits.

There are a total of 13 timing signals internal to the DAQ-STC that can be controlled by an external source. These timing signals can also be controlled by signals generated internally to the DAQ-STC, and these selections are fully software configurable. For example, the signal routing multiplexer for controlling the CONVERT* signal is shown in Figure 3-10.




Figure 3-10. CONVERT* Signal Routing

This figure shows that CONVERT* can be generated from a number of sources, including the external signals RTSI<0..6> and PFI<0..9> and the internal signals Sample Interval Counter TC and GPCTR0_OUT.

Many of these timing signals are also available as outputs on the RTSI pins, as indicated in the *RTSI Triggers* section later in this chapter, and on the PFI pins, as indicated in Chapter 4, *Signal Connections*.

Programmable Function Inputs

The 10 PFIs are connected to the signal routing multiplexer for each timing signal, and software can select one of the PFIs as the external source for a given timing signal. It is important to note that any of the PFIs can be used as an input by any of the timing signals and that multiple timing signals can use the same PFI simultaneously. This flexible routing scheme reduces the need to change physical connections to the I/O connector for different applications. You can also individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the UPDATE* signal as an output on the I/O connector, software can turn on the output driver for the PFI5/UPDATE* pin.

Board and RTSI Clocks

Many functions performed by the PXI E Series boards require a frequency timebase to generate the necessary timing signals for controlling A/D conversions, DAC updates, or general-purpose signals at the I/O connector.

A PXI E Series board uses either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the board to use the internal timebase, you can also program the board to drive its internal timebase over the RTSI bus to another board that is programmed to receive this timebase signal. This clock source, whether local or from the RTSI bus, is used directly by the board as the primary frequency source. The default configuration at startup is to use the internal timebase without driving the RTSI bus timebase signal. This timebase is software selectable.

The RTSI Clock connects to other boards through the PXI Trigger bus on the PXI backplane. The RTSI Clock signal uses the PXI Trigger<7> line for this connection.

RTSI Triggers

The seven RTSI trigger lines on the RTSI bus provide a flexible interconnection scheme for any PXI E Series board sharing the RTSI bus. These bidirectional lines can drive any of eight timing signals onto the RTSI bus and can receive any of these timing signals. The RTSI trigger lines connect to other boards through the PXI bus on the PXI backplane. RTSI<0..5> connect to PXI Trigger<0..5>, respectively. RTSI<6> connects to PXI Star. This signal connection scheme is shown in Figure 3-11.




Figure 3-11. RSTI Bus Signal Connection

Signal Connections

This chapter describes how to make input and output signal connections to your PXI E Series board via the board I/O connector.

The I/O connector for the PXI-6030E, PXI-6040E, and PXI-6070E has 68 pins that you can connect to 68-pin accessories with the SH6868 shielded cable or the R6868 ribbon cable. With the SH6850 shielded cable or R6850 ribbon cable, you can connect your board to 50-pin signal conditioning modules and terminal blocks.

The I/O connector for the PXI-6031E and PXI-6071E has 100 pins that you can connect to 100-pin accessories with the SH100100 shielded cable. With the SH1006868 shielded cable you can connect your board to 68-pin accessories, and with the R1005050 ribbon cable you can connect your board to 50-pin accessories.

I/O Connector

Figure 4-1 shows the pin assignments for the 68-pin I/O connector on the PXI-6030E, PXI-6040E, and PXI-6070E. Figure 4-2 shows the pin assignments for the 100-pin I/O connector on the PXI-6031E and PXI-6071E. Refer to Appendix B, *Optional Cable Connector Descriptions*, for the pin assignments for the 50-pin connector. A signal description follows the connector pin assignments.



Caution

Connections that exceed any of the maximum ratings of input or output signals on the PXI E Series boards can damage the PXI E Series board and the computer. Maximum input ratings for each signal are given in the Protection column of Table 4-1. National Instruments is NOT liable for any damages resulting from such signal connections.

ACH8	34 68	ACH0			
ACH1	33 67	AIGND			
AIGND	32 66	ACH9			
ACH10	31 65	ACH2			
ACH3	30 64	AIGND			
AIGND	29 63	ACH11			
ACH4	28 62	AISENSE			
AIGND	27 61	ACH12			
ACH13	26 60	ACH5			
ACH6	25 59	AIGND			
AIGND	24 58	ACH14			
ACH15	23 57	ACH7			
DAC0OUT	22 56	AIGND			
DAC1OUT	21 55	AOGND			
EXTREF ¹	20 54	AOGND			
DIO4	19 53	DGND			
DGND	18 52	DIO0			
DIO1	17 51	DIO5			
DIO6	16 50	DGND			
DGND	15 49	DIO2			
+5 V	14 48	DIO7			
DGND	13 47	DIO3			
DGND	12 46	SCANCLK			
PFI0/TRIG1	11 45	EXTSTROBE*			
PFI1/TRIG2	10 44	DGND			
DGND	9 43	PFI2/CONVERT*			
+5 V	8 42	PFI3/GPCTR1_SOURCE			
DGND	7 41	PFI4/GPCTR1_GATE			
PFI5/UPDATE*	6 40	GPCTR1_OUT			
PFI6/WFTRIG	5 39	DGND			
DGND	4 38	PFI7/STARTSCAN			
PFI9/GPCTR0_GATE	3 37	PFI8/GPCTR0_SOURCE			
GPCTR0_OUT	2 36	DGND			
FREQ_OUT	1 35	DGND			
¹ Not available on the PXI-6030E					

Figure 4-1. I/O Connector Pin Assignment for the PXI-6030E, PXI-6040E, and PXI-6070E

410410	_	E4	ACHAC			
AIGND	1	51	ACH16			
AIGND	2	52	ACH24			
ACH0	3	53	ACH17			
ACH8	4 5	54 55	ACH25			
ACH1		-	ACH18			
ACH9	6 7	56 57	ACH26			
ACH2			ACH19			
ACH10 ACH3	<u>8</u> 9	58 59	ACH27 ACH20			
	_					
ACH11 ACH4	10	60 61	ACH28 ACH21			
ACH12	12	62	ACH29			
ACH5	13	63	ACH22			
ACH5 ACH13	14	64	ACH22 ACH30			
ACH6	15	65	ACH23			
ACH6 ACH14		66	ACH31			
ACH14 ACH7	16 17	67	ACH31 ACH32			
ACH7 ACH15	18	68	ACH40			
AISENSE	19	69	ACH33			
DACOOUT	20	70	ACH41			
DACOOUT	21	71	ACH34			
EXTREF ¹	22	72				
	23	73	ACH25			
AOGND DGND	23	74	ACH35 ACH43			
DIOO		75				
DIO4	25 26	$\overline{}$	AISENSE2			
		76	AGUAG			
DIO1 DIO5	27 28	77 78	ACH36 ACH44			
DIO3	29	79	ACH37			
DIO2	30	80	ACH45			
DIO3	31	81	ACH38			
DIO7	32	82	ACH46			
DGND	33	83	ACH39			
+5 V	34	84	ACH47			
+5 V	35	85	ACH48			
SCANCLK	36	86	ACH56			
EXTSTROBE*	37	87	ACH49			
PFI0/TRIG1	38	88	ACH57			
PFI1/TRIG2	39	89	ACH50			
PFI2/CONVERT*	40	90	ACH58			
PFI3/GPCTR1 SOURCE	41	91	ACH51			
PFI4/GPCTR1_GOTE	42	92	ACH59			
GPCTR1 OUT	43	93	ACH52			
PFI5/UPDATE*	44	94	ACH60			
PFI6/WFTRIG	45	95	ACH53			
PFI7/STARTSCAN	46	96	ACH61			
PFI8/GPCTR0_SOURCE	47	97	ACH54			
PFI9/GPCTR0_GATE	48	98	ACH62			
GPCTR0_OUT	49	99	ACH55			
FREQ_OUT	50	100	ACH63			
¹ Not available on the PCI-6031E						

 $\textbf{Figure 4-2.} \ \ \, \text{I/O Connector Pin Assignment for the PXI-6031E and PXI-6071E}$

I/O Connector Signal Descriptions

Signal Name	Reference	Direction	Description	
AIGND	_	_	Analog Input Ground—These pins are the reference point for single-ended measurements in RSE configuration and the bias current return point for differential measurements. All three ground references—AIGND, AOGND, and DGND—are connected together on your PXI E Series board.	
ACH<015>	AIGND	Input	Analog Input Channels 0 through 15—Each channel pair, ACH $\langle i, i+8 \rangle$ ($i=07$), can be configured as either one differential input or two single-ended inputs.	
ACH<1663>	AIGND	Input	Analog Input Channels 16 through 63 (PXI-6031E and PXI-6071E only)—Each channel pair, ACH $<$ <i>i</i> , $i+8>$ ($i=1623, 3239, 4855$), can be configured as either one differential input or two single-ended inputs.	
AISENSE	AIGND	Input	Analog Input Sense—This pin serves as the reference node for any of channels ACH <015> in NRSE configuration.	
AISENSE2	AIGND	Input	Analog Input Sense (PXI-6031E and PXI-6071E only)—This pin serves as the reference node for any of channels ACH <1663> in NRSE configuration.	
DAC0OUT	AOGND	Output	Analog Channel 0 Output—This pin supplies the voltage output of analog output channel 0.	
DAC1OUT	AOGND	Output	Analog Channel 1 Output—This pin supplies the voltage output of analog output channel 1.	
EXTREF	A0GND	Input	External Reference—This is the external reference input for the analog output circuitry. (This pin is not available on the PXI-6030E or PXI-6031E.)	
AOGND	_	_	Analog Output Ground—The analog output voltages are referenced to this node. All three ground references—AIGND, AOGND, and DGND—are connected together on your PXI E Series board.	
DGND	_	_	Digital Ground—This pin supplies the reference for the digital signals at the I/O connector as well as the +5 VDC supply. All three ground references—AIGND, AOGND, and DGND—are connected together on your PXI E Series board.	
DIO<07>	DGND	Input or Output	Digital I/O signals—DIO6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively.	
+5 V	DGND	Output	+5 VDC Source—These pins are fused for up to 1 A of +5 V supply. The fuse is self-resetting.	
SCANCLK	DGND	Output	Scan Clock—This pin pulses once for each A/D conversion in the scanning modes when enabled. The low-to-high edge indicates when the input signal can be removed from the input or switched to another signal.	

Signal Name	Reference	Direction	Description (Continued)
EXTSTROBE*	DGND	Output	External Strobe—This output can be toggled under software control to latch signals or trigger events on external devices.
PFI0/TRIG1	DGND	Input Output	PFI0/Trigger 1—As an input, this is either one of the Programmable Function Inputs (PFIs) or the source for the hardware analog trigger. PFI signals are explained in the Timing Connections section later in this chapter. The hardware analog trigger is explained in the Analog Trigger section in Chapter 3, Hardware Overview. Analog trigger is available only on the PXI-6030E, PXI-6031E, PXI-6040E, PXI-6070E, and PXI-6071E. As an output, this is the TRIG1 signal. In posttrigger data acquisition sequences, a low-to-high transition indicates the initiation of the acquisition sequence. In pretrigger applications, a low-to-high transition indicates the initiation of the pretrigger conversions.
PFI1/TRIG2	DGND	Input Output	PFI1/Trigger 2—As an input, this is one of the PFIs. As an output, this is the TRIG2 signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in
			posttrigger applications.
PFI2/CONVERT*	DGND	Input	PFI2/Convert—As an input, this is one of the PFIs.
		Output	As an output, this is the CONVERT* signal. A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring.
PFI3/GPCTR1_SOURCE	DGND	Input	PFI3/Counter 1 Source—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1.
PFI4/GPCTR1_GATE	DGND	Input	PFI4/Counter 1 Gate—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1.
GPCTR1_OUT	DGND	Output	Counter 1 Output—This output is from the general-purpose counter 1 output.
PFI5/UPDATE*	DGND	Input	PFI5/Update—As an input, this is one of the PFIs.
		Output	As an output, this is the UPDATE* signal. A high-to-low edge on UPDATE* indicates that the analog output primary group is being updated.

Signal Name	Reference	Direction	Description (Continued)
PFI6/WFTRIG	DGND	Input	PFI6/Waveform Trigger—As an input, this is one of the PFIs.
		Output	As an output, this is the WFTRIG signal. In timed analog output sequences, a low-to-high transition indicates the initiation of the waveform generation.
PFI7/STARTSCAN	DGND	Input	PFI7/Start of Scan—As an input, this is one of the PFIs.
		Output	As an output, this is the STARTSCAN signal. This pin pulses once at the start of each analog input scan in the interval scan. A low-to-high transition indicates the start of the scan.
PFI8/GPCTR0_SOURCE	DGND	Input	PFI8/Counter 0 Source—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0.
PFI9/GPCTR0_GATE	DGND	Input	PFI9/Counter 0 Gate—As an input, this is one of the PFIs.
		Output	As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0.
GPCTR0_OUT	DGND	Output	Counter 0 Output—This output is from the general-purpose counter 0 output.
FREQ_OUT	DGND	Output	Frequency Output—This output is from the frequency generator output.

Table 4-1 shows the I/O signal summary for the PXI-6040E, PXI-6070E, and PXI-6071E.

Table 4-1. I/O Signal Summary, PXI-6040E, PXI-6070E, and PXI-6071E

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
ACH<063> (ACH<1663> for PXI-6071E only)	AI	100 GΩ in parallel with 100 pF	25/15	_	_	_	±200 pA
AISENSE, AISENSE2 (AISENSE2 for PXI-6071E only)	AI	100 GΩ in parallel with 100 pF	25/15	_	_	_	±200 pA
AIGND	AO	_		_	_	_	_

Table 4-1. I/O Signal Summary, PXI-6040E, PXI-6070E, and PXI-6071E (Continued)

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
DAC0OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	20 V/μs	_
DAC1OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	20 V/μs	_
EXTREF	AI	10 kΩ	25/15	_	_	_	_
AOGND	AO	_	_	_	_	_	_
DGND	DO	_	_	_	_		_
VCC	DO	0.1 Ω	Short-circuit to ground	1A	_	_	_
DIO<07>	DIO	_	V _{cc} +0.5	13 at (V _{cc} -0.4)	24 at 0.4	1.1	50 kΩ pu
SCANCLK	DO	_	_	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
EXTSTROBE*	DO	_	_	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
PFI0/TRIG1	AI/DIO	10 kΩ	V _{cc} +0.5/±35	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	$9 \text{ k}\Omega \text{ pu}$ and $10 \text{ k}\Omega \text{ pd}$
PFI1/TRIG2	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
PFI2/CONVERT*	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
PFI3/GPCTR1_SOURCE	DIO	_	V _{cc} +0.5	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\mathrm{k}\Omega$ pu
PFI4/GPCTR1_GATE	DIO	_	V _{cc} +0.5	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\mathrm{k}\Omega$ pu
GPCTR1_OUT	DO	_	_	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\mathrm{k}\Omega$ pu
PFI5/UPDATE*	DIO	_	V _{cc} +0.5	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\text{k}\Omega$ pu
PFI6/WFTRIG	DIO	_	V _{cc} +0.5	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\mathrm{k}\Omega$ pu
PFI7/STARTSCAN	DIO	_	V _{cc} +0.5	3.5 at $(V_{cc} - 0.4)$	5 at 0.4	1.5	$50~\mathrm{k}\Omega$ pu
PFI8/GPCTR0_SOURCE	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
PFI9/GPCTR0_GATE	DIO		V _{cc} +0.5	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	_	_	3.5 at (V _{cc} –0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO			3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu

AI = Analog Input

DIO = Digital Input/Output

pu = pull-up

AO = Analog Output

DO = Digital Output

AI/DIO = Analog/Digital Input/Output

Note: The tolerance on the 50 k Ω pullup and pulldown resistors is very large. Actual value may range between 17 k Ω and 100 k Ω

Table 4-2 shows the I/O signal summary for the PXI-6030E and PXI-6031E.

Table 4-2. I/O Signal Summary, PXI-6030E and PXI-6031E

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
ACH<063> (ACH<1663> for PXI-6031E only)	AI	100 GΩ in parallel with 100 pF	25/15	_	_	_	±1 nA
AISENSE, AISENSE2 (AISENSE2 for PXI-6031E only)	AI	100 GΩ in parallel with 100 pF	25/15	_	_	_	±1 nA
AIGND	AO	_	_	_	_	_	_
DAC0OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	5 V/ μs	_
DAC1OUT	AO	0.1 Ω	Short-circuit to ground	5 at 10	5 at -10	5 V/ μs	_
AOGND	AO	_	_	_	_	_	_
DGND	DO	_	_	_	_	_	_
VCC	DO	0.1 Ω	Short-circuit to ground	1 A	_		_
DIO<07>	DIO		V _{cc} +0.5	13 at (V _{cc} -0.4)	24 at 0.4	1.1	50 kΩ pu
SCANCLK	DO	_	_	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
EXTSTROBE*	DO	_	_	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI0/TRIG1	AI DIO	10 kΩ	±35 V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	9 kΩ pu and 10 kΩ pd
PFI1/TRIG2	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI2/CONVERT*	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI3/GPCTR1_SOURCE	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI4/GPCTR1_GATE	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR1_OUT	DO	_	_	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI5/UPDATE*	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI6/WFTRIG	DIO		V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu

Signal Name	Signal Type and Direction	Impedance Input/ Output	Protection (Volts) On/Off	Source (mA at V)	Sink (mA at V)	Rise Time (ns)	Bias
PFI7/STARTSCAN	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI8/GPCTR0_SOURCE	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
PFI9/GPCTR0_GATE	DIO	_	V _{cc} +0.5	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
GPCTR0_OUT	DO	_	_	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu
FREQ_OUT	DO		_	3.5 at (V _{cc} -0.4)	5 at 0.4	1.5	50 kΩ pu

Table 4-2. I/O Signal Summary, PXI-6030E and PXI-6031E (Continued)

AI = Analog Input

DIO = Digital Input/Output

pu = pull-up

AO = Analog Output

DO = Digital Output

Note: The tolerance on the 50 k Ω pullup and pulldown resistors is very large. Actual value may range between 17 k Ω and 100 k Ω .

Analog Input Signal Connections

◆ PXI-6030E, PXI-6040E, and PXI-6070E

The analog input signals for the PXI E Series boards are ACH<0..15>, AISENSE, and AIGND. The ACH<0..15> signals are tied to the 16 analog input channels of your PXI E Series board. In single-ended mode, signals connected to ACH<0..15> are routed to the positive input of the board PGIA. In differential mode, signals connected to ACH<0..7> are routed to the positive input of the PGIA, and signals connected to ACH<8..15> are routed to the negative input of the PGIA.

♦ PXI-6031E and PXI-6071E

The analog input signals are ACH<0..63>, AISENSE, AISENSE2, and AIGND. The ACH<0..63> signals are tied to the 64 analog input channels of the boards. In single-ended mode, signals connected to ACH<0..63> are routed to the positive input of the PGIA. In differential mode, signals connected to ACH<0..7, 16..23, 32..39, 48..55> are routed to the positive input of the PGIA, and signals connected to ACH<8..15, 24..31, 40..47, 56..63> are routed to the negative input of the PGIA.



Caution

Exceeding the differential and common-mode input ranges distorts your input signals. Exceeding the maximum input voltage rating can damage the PXI E Series board and the computer. National Instruments is NOT liable for any damages resulting from such signal connections. The maximum input voltage ratings are listed in the Protection column of Table 4-1.

In NRSE mode, the AISENSE (or AISENSE2 signal for the ACH<16..63>) signal is connected internally to the negative input of the PXI E Series board PGIA when their corresponding channels are selected. In DIFF and RSE modes, this signal is left unconnected.

AIGND is an analog input common signal that is routed directly to the ground tie point on the PXI E Series boards. You can use this signal for a general analog ground tie point to your PXI E Series board if necessary.

Connection of analog input signals to your PXI E Series board depends on the configuration of the analog input channels you are using and the type of input signal source. With the different configurations, you can use the PGIA in different ways. Figure 4-3 shows a diagram of your PXI E Series board PGIA.




Figure 4-3. PXI E Series PGIA

The PGIA applies gain and common-mode voltage rejection and presents high input impedance to the analog input signals connected to your PXI E Series board. Signals are routed to the positive and negative inputs of the PGIA through input multiplexers on the board. The PGIA converts two input signals to a signal that is the difference between the two input signals multiplied by the gain setting of the amplifier. The amplifier output voltage is referenced to the ground for the board. Your PXI E Series board A/D converter (ADC) measures this output voltage when it performs A/D conversions.

You must reference all signals to ground either at the source device or at the board. If you have a floating source, you should reference the signal to ground by using the RSE input mode or the DIFF input configuration with bias resistors (see the *Differential Connections for Nonreferenced or Floating Signal Sources* section later in this chapter). If you have a grounded source, you should not reference the signal to AIGND. You can avoid this reference by using DIFF or NRSE input configurations.

Types of Signal Sources

When configuring the input channels and making signal connections, you must first determine whether the signal sources are floating or ground-referenced. The following sections describe these two types of signals.

Floating Signal Sources

A floating signal source is not connected in any way to the building ground system but, rather, has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolator outputs, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must tie the ground reference of a floating signal to your PXI E Series board analog input ground to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Ground-Referenced Signal Sources

A ground-referenced signal source is connected in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the PXI E Series board, assuming that the computer is plugged into the same power system. Nonisolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV but can be much higher if power distribution circuits are not properly connected. If a grounded signal source is improperly measured, this difference may appear as an error in the measurement. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Input Configurations

You can configure your PXI E Series board for one of three input modes—NRSE, RSE, or DIFF. The following sections discuss the use of single-ended and differential measurements and considerations for measuring both floating and ground-referenced signal sources.

Table 4-3 summarizes the recommended input configuration for both types of signal sources.

Table 4-3. Summary of Analog Input Connections

DIFF Input Examples and Signal Source	Floating Signal Source (Not Connected to Building Ground)	Grounded Signal Source
Input Examples	 Ungrounded Thermocouples Signal conditioning with isolated outputs Battery devices	Plug-in cards with nonisolated outputs
Differential (DIFF)	ACH0(+) ACH0(-) ACH0GND ACH0GND See text for information on bias resistors.	ACH0(+) + V1 ACH0(-) ACH0GND =
Single-Ended Ground Referenced (RSE)	ACH + V ₁ AIGND +	Ground-loop losses, V _g , are added to measured signal
Single-Ended Nonreferenced (NRSE)	ACH AISENSE AIGND See text for information on bias resistors.	ACH + V1 AISENSE + AIGND =

Differential Connection Considerations (DIFF Input Configuration)

A differential connection is one in which the PXI E Series board analog input signal has its own reference signal or signal return path. These connections are available when the selected channel is configured in DIFF input mode. The input signal is tied to the positive input of the PGIA, and its reference signal, or return, is tied to the negative input of the PGIA.

When you configure a channel for differential input, each signal uses two multiplexer inputs—one for the signal and one for its reference signal. Therefore, with a differential configuration for every channel, up to eight analog input channels are available (up to 32 channels on the PXI-6031E and PXI-6071E).

You should use differential input connections for any channel that meets any of the following conditions:

- The input signal is low level (less than 1 V).
- The leads connecting the signal to the PXI E Series board are greater than 10 ft (3 m).
- The input signal requires a separate ground-reference point or return signal.
- The signal leads travel through noisy environments.

Differential signal connections reduce picked up noise and increase common-mode noise rejection. Differential signal connections also allow input signals to float within the common-mode limits of the PGIA.

Differential Connections for Ground-Referenced Signal Sources

Figure 4-4 shows how to connect a ground-referenced signal source to a channel on the PXI E Series board configured in DIFF input mode.




Figure 4-4. Differential Input Connections for Ground-Referenced Signals

With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the PXI E Series board ground, shown as V_{cm} in Figure 4-4.

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-5 shows how to connect a floating signal source to a channel on the PXI E Series board configured in DIFF input mode.




Figure 4-5. Differential Input Connections for Nonreferenced Signals

Figure 4-5 shows two bias resistors connected in parallel with the signal leads of a floating signal source. If you do not use the resistors and the source is truly floating, the source is not likely to remain within the common-mode signal range of the PGIA, and the PGIA will saturate, causing erroneous readings. You must reference the source to AIGND. The easiest way is simply to connect the positive side of the signal to the positive input of the PGIA and connect the negative side of the signal to AIGND as well as to the negative input of the PGIA, without any resistors at all. This connection works well for DC-coupled sources with low source impedance (less than $100~\Omega$).

However, for larger source impedances, this connection leaves the differential signal path significantly out of balance. Noise that couples electrostatically onto the positive line does not couple onto the negative line because it is connected to ground. Hence, this noise appears as a differential-mode signal instead of a common-mode signal, and the PGIA does not reject it. In this case, instead of directly connecting the negative line to AIGND, connect it to AIGND through a resistor that is about 100 times the equivalent source impedance. The resistor puts the signal path nearly in balance, so that about the same amount of noise couples onto both connections, yielding better rejection of electrostatically coupled noise. Also, this configuration does not load down the source (other than the very high input impedance of the PGIA).

You can fully balance the signal path by connecting another resistor of the same value between the positive input and AIGND, as shown in Figure 4-5. This fully-balanced configuration offers slightly better noise rejection but has the disadvantage of loading the source down with the series combination (sum) of the two resistors. If, for example, the source impedance is $2\,k\Omega$ and each of the two resistors is $100\,k\Omega$, the resistors load down the source with $200\,k\Omega$ and produce a -1% gain error.

Both inputs of the PGIA require a DC path to ground in order for the PGIA to work. If the source is AC coupled (capacitively coupled), the PGIA needs a resistor between the positive input and AIGND. If the source has low impedance, choose a resistor that is large enough not to significantly load the source but small enough not to produce significant input offset voltage as a result of input bias current (typically 100 k Ω to 1 $M\Omega$). In this case, you can tie the negative input directly to AIGND. If the source has high output impedance, you should balance the signal path as previously described using the same value resistor on both the positive and negative inputs; you should be aware that there is some gain error from loading down the source.

Single-Ended Connection Considerations

A single-ended connection is one in which the PXI E Series board analog input signal is referenced to a ground that can be shared with other input signals. The input signal is tied to the positive input of the PGIA, and the ground is tied to the negative input of the PGIA.

When every channel is configured for single-ended input, up to 16 analog input channels are available (up to 64 on the PXI-6031E and PXI-6071E).

You can use single-ended input connections for any input signal that meets the following conditions:

- The input signal is high level (greater than 1 V).
- The leads connecting the signal to the PXI E Series board are less than 10 ft (3 m).
- The input signal can share a common reference point with other signals.

DIFF input connections are recommended for greater signal integrity for any input signal that does not meet the preceding conditions.

You can software configure the PXI E Series board channels for two different types of single-ended connections—RSE configuration and NRSE configuration. The RSE configuration is used for floating signal sources; in this case, the PXI E Series board provides the reference ground point for the external signal. The NRSE input configuration is used for ground-referenced signal sources; in this case, the external signal supplies its own reference ground point and the PXI E Series board should not supply one.

In single-ended configurations, more electrostatic and magnetic noise couples into the signal connections than in differential configurations. The coupling is the result of differences in the signal path. Magnetic coupling is proportional to the area between the two signal conductors. Electrical coupling is a function of how much the electric field differs between the two conductors.

Single-Ended Connections for Floating Signal Sources (RSE Configuration)

Figure 4-6 shows how to connect a floating signal source to a channel on the PXI E Series board configured for RSE mode.




Figure 4-6. Single-Ended Input Connections for Nonreferenced or Floating Signals

Single-Ended Connections for Grounded Signal Sources (NRSE Configuration)

To measure a grounded signal source with a single-ended configuration, you must configure your PXI E Series board in the NRSE input configuration. The signal is then connected to the positive input of the PXI E Series PGIA, and the signal local ground reference is connected to the negative input of the PGIA. The ground point of the signal should, therefore, be connected to the AISENSE pin (AISENSE2 for ACH<16..63> on the PXI-6031E and PXI-6071E). Any potential difference between the PXI E Series ground and the signal ground appears as a common-mode signal at both the positive and negative inputs of the PGIA, and this difference is rejected by the amplifier. If the input circuitry of a PXI E Series board were referenced to ground, in this situation as in the RSE input configuration, this difference in ground potentials would appear as an error in the measured voltage.

ACH 0 Instrumentation Ground-Amplifier Referenced Signal Source PGIA Input Multiplexers Measured AISENSE* Voltage Common-AIGND Mode Noise and Ground Potential Selected Channel in NRSE Configuration I/O Connector * AISENSE2 for ACH<16..63> on the 6031E and 6071E

Figure 4-7 shows how to connect a grounded signal source to a channel on the PXI E Series board configured for NRSE mode.

Figure 4-7. Single-Ended Input Connections for Ground-Referenced Signals

Common-Mode Signal Rejection Considerations

Figures 4-4 and 4-7 show connections for signal sources that are already referenced to some ground point with respect to the PXI E Series board. In these cases, the PGIA can reject any voltage caused by ground potential differences between the signal source and the board. In addition, with differential input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the board. The PGIA can reject common-mode signals as long as V^+_{in} and V^-_{in} (input signals) are both within $\pm 11~V$ of AIGND.

Analog Output Signal Connections

The analog output signals are DACOOUT, DAC1OUT, EXTREF, and AOGND. (EXTREF is not available on the PXI-6030E or PXI-6031E.)

DACOOUT is the voltage output signal for analog output channel 0. DAC1OUT is the voltage output signal for analog output channel 1.

EXTREF is the external reference input for both analog output channels. You must configure each analog output channel individually for external reference selection in order for the signal applied at the external reference input to be used by that channel. If you do not specify an external reference, the channel will use the internal reference. Analog output configuration options are explained in the *Analog Output* section in Chapter 3, *Hardware Overview*. The following ranges and ratings apply to the EXTREF input:

- Usable input voltage range: ±11 V peak with respect to AOGND
- Absolute maximum ratings: ± 15 V peak with respect to AOGND

AOGND is the ground reference signal for both analog output channels and the external reference signal.

Figure 4-8 shows how to make analog output connections and the external reference input connection to your PXI E Series board.




Figure 4-8. Analog Output Connections

The external reference signal can be either a DC or an AC signal. The board multiplies this reference signal by the DAC code (divided by the full-scale DAC code) to generate the output voltage.

Digital I/O Signal Connections

The digital I/O signals are DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port, and DGND is the ground reference signal for the DIO port. You can program all lines individually to be inputs or outputs.



Caution

Exceeding the maximum input voltage ratings, which are listed in Table 4-1 can damage the PXI E Series board and the computer. National Instruments is NOT liable for any damages resulting from such signal connections.

Figure 4-9 shows signal connections for three typical digital I/O applications.




Figure 4-9. Digital I/O Connections

Figure 4-9 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states such as the state of the switch shown in the figure. Digital output applications include sending TTL signals and driving external devices such as the LED shown in the figure.

Power Connections

Two pins on the I/O connector supply +5 V from the computer power supply via a self-resetting fuse. The fuse will reset automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and can be used to power external digital circuitry.

Power rating

+4.65 to +5.25 VDC at 1 A



Caution

Under no circumstances should you connect these +5 V power pins directly to analog or digital ground or to any other voltage source on the PXI E Series board or any other device. Doing so can damage the PXI E Series board and the computer. National Instruments is NOT liable for damages resulting from such a connection.

Timing Connections



Caution

Exceeding the maximum input voltage ratings, which are listed in Table 4-1 can damage the PXI E Series board and the computer. National Instruments is NOT liable for any damages resulting from such signal connections.

All external control over the timing of your PXI E Series board is routed through the 10 programmable function inputs labeled PFI0 through PFI9. These signals are explained in detail in the next section, *Programmable Function Input Connections*. These PFIs are bidirectional; as outputs they are not programmable and reflect the state of many DAQ, waveform generation, and general-purpose timing signals. There are five other dedicated outputs for the remainder of the timing signals. As inputs, the PFI signals are programmable and can control any DAQ, waveform generation, and general-purpose timing signals.

The DAQ signals are explained in the *DAQ Timing Connections* section later in this chapter. The waveform generation signals are explained in the *Waveform Generation Timing Connections* section later in this chapter. The general-purpose timing signals are explained in the *General-Purpose Timing Signal Connections* section later in this chapter.

All digital timing connections are referenced to DGND. This reference is demonstrated in Figure 4-10, which shows how to connect an external TRIG1 source and an external CONVERT* source to two PXI E Series board PFI pins.




Figure 4-10. Timing I/O Connections

Programmable Function Input Connections

There are a total of 13 internal timing signals that you can externally control from the PFI pins. The source for each of these signals is software-selectable from any of the PFIs when you want external control. This flexible routing scheme reduces the need to change the physical wiring to the board I/O connector for different applications requiring alternative wiring.

You can individually enable each of the PFI pins to output a specific internal timing signal. For example, if you need the CONVERT* signal as an output on the I/O connector, software can turn on the output driver for the PFI2/CONVERT* pin. Be careful not to drive a PFI signal externally when it is configured as an output.

As an input, you can individually configure each PFI for edge or level detection and for polarity selection, as well. You can use the polarity selection for any of the 13 timing signals, but the edge or level detection will depend upon the particular timing signal being controlled. The detection requirements for each timing signal are listed within the section that discusses that individual signal.

In edge-detection mode, the minimum pulse width required is 10 ns. This applies for both rising-edge and falling-edge polarity settings. There is no maximum pulse-width requirement in edge-detect mode.

In level-detection mode, there are no minimum or maximum pulse-width requirements imposed by the PFIs themselves, but there may be limits imposed by the particular timing signal being controlled. These requirements are listed later in this chapter.

DAQ Timing Connections

The DAQ timing signals are SCANCLK, EXTSTROBE*, TRIG1, TRIG2, STARTSCAN, CONVERT*, AIGATE, and SISOURCE.

Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered DAQ sequence is shown in Figure 4-11. Pretriggered data acquisition allows you to view data that is acquired before the trigger of interest in addition to data acquired after the trigger. Figure 4-12 shows a typical pretriggered DAQ sequence. The description for each signal shown in these figures is included later in this chapter.




Figure 4-11. Typical Posttriggered Acquisition




Figure 4-12. Typical Pretriggered Acquisition

SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading edge occurring approximately 50 to 100 ns after an A/D conversion begins. The polarity of this output is software-selectable but is typically configured so that a low-to-high leading edge can clock external analog input multiplexers indicating when the input signal has been sampled and can be removed. This signal has a 400 to 500 ns pulse width and is software enabled. Figure 4-13 shows the timing for the SCANCLK signal.




Figure 4-13. SCANCLK Signal Timing

EXTSTROBE* Signal

EXTSTROBE* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In the single-pulse mode, software controls the level of the EXTSTROBE* signal. A 10 μs and a 1.2 μs clock are available for generating a sequence of eight pulses in the hardware-strobe mode. Figure 4-14 shows the timing for the hardware-strobe mode EXTSTROBE* signal.




Figure 4-14. EXTSTROBE* Signal Timing

TRIG1 Signal

Any PFI pin can externally input the TRIG1 signal, which is available as an output on the PFI0/TRIG1 pin.

Refer to Figures 4-11 and 4-12 for the relationship of TRIG1 to the DAQ sequence.

As an input, the TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG1 signal starts the data acquisition sequence for both posttriggered and pretriggered acquisitions. The PXI-6030E, PXI-6031E, PXI-6040E, PXI-6070E, and PXI-6071E support analog triggering on the PFI0/TRIG1 pin. See Chapter 3, *Hardware Overview*, for more information on analog triggering.

As an output, the TRIG1 signal reflects the action that initiates a DAQ sequence. This is true even if the acquisition is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

Figures 4-15 and 4-16 show the input and output timing requirements for the TRIG1 signal.




Figure 4-15. TRIG1 Input Signal Timing




Figure 4-16. TRIG1 Output Signal Timing

The board also uses the TRIG1 signal to initiate pretriggered DAQ operations. In most pretriggered applications, the TRIG1 signal is generated by a software trigger. Refer to the TRIG2 signal description for a complete description of the use of TRIG1 and TRIG2 in a pretriggered DAQ operation.

TRIG2 Signal

Any PFI pin can externally input the TRIG2 signal, which is available as an output on the PFI1/TRIG2 pin.

Refer to Figure 4-12 for the relationship of TRIG2 to the DAQ sequence.

As an input, the TRIG2 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG2 signal initiates the posttriggered phase of a pretriggered acquisition sequence. In pretriggered mode, the TRIG1 signal initiates the data acquisition. The scan counter indicates the minimum number of scans before TRIG2 can be recognized. After the scan counter decrements to zero, it is loaded with the number of posttrigger scans to acquire while the acquisition continues. The board ignores the TRIG2 signal if it is asserted prior to the scan counter decrementing to zero. After the selected edge of TRIG2 is received, the board will acquire a fixed number of scans and the acquisition will stop. This mode acquires data both before and after receiving TRIG2.

As an output, the TRIG2 signal reflects the posttrigger in a pretriggered acquisition sequence. This is true even if the acquisition is being externally triggered by another PFI. The TRIG2 signal is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

Figures 4-17 and 4-18 show the input and output timing requirements for the TRIG2 signal.




Figure 4-17. TRIG2 Input Signal Timing




Figure 4-18. TRIG2 Output Signal Timing

STARTSCAN Signal

Any PFI pin can externally input the STARTSCAN signal, which is available as an output on the PFI7/STARTSCAN pin.

Refer to Figures 4-11 and 4-12 for the relationship of STARTSCAN to the DAQ sequence.

As an input, the STARTSCAN signal is configured in the edge-detection mode. You can select any PFI pin as the source for STARTSCAN and configure the polarity selection for either rising or falling edge. The selected edge of the STARTSCAN signal initiates a scan. The sample interval counter starts if you select internally triggered CONVERT*.

As an output, the STARTSCAN signal reflects the actual start pulse that initiates a scan. This is true even if the starts are being externally triggered by another PFI. You have two output options. The first is an active high pulse with a pulse width of 50 to 100 ns, which indicates the start of the

scan. The second action is an active high pulse that terminates at the start of the last conversion in the scan, which indicates a scan in progress. STARTSCAN will be deasserted $t_{\rm off}$ after the last conversion in the scan is initiated. This output is set to tri-state at startup.

Figures 4-19 and 4-20 show the input and output timing requirements for the STARTSCAN signal.




Figure 4-19. STARTSCAN Input Signal Timing




Figure 4-20. STARTSCAN Output Signal Timing

The CONVERT* pulses are masked off until the board generates the STARTSCAN signal. If you are using internally generated conversions, the first CONVERT* appears when the onboard sample interval counter reaches zero. If you select an external CONVERT*, the first external pulse after STARTSCAN generates a conversion. The STARTSCAN pulses should be separated by at least one scan period.

A counter on your PXI E Series board internally generates the STARTSCAN signal unless you select some external source. This counter is started by the TRIG1 signal and is stopped either by software or by the sample counter.

Scans generated by either an internal or external STARTSCAN signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

CONVERT* Signal

Any PFI pin can externally input the CONVERT* signal, which is available as an output on the PFI2/CONVERT* pin.

Refer to Figures 4-11 and 4-12 for the relationship of CONVERT* to the DAQ sequence.

As an input, the CONVERT* signal is configured in the edge-detection mode. You can select any PFI pin as the source for CONVERT* and configure the polarity selection for either rising or falling edge. The selected edge of the CONVERT* signal initiates an A/D conversion.

As an output, the CONVERT* signal reflects the actual convert pulse that is connected to the ADC. This is true even if the conversions are being externally generated by another PFI. The output is an active low pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

Figures 4-21 and 4-22 show the input and output timing requirements for the CONVERT* signal.




Figure 4-21. CONVERT* Input Signal Timing




Figure 4-22. CONVERT* Output Signal Timing

The ADC switches to hold mode within 60 ns of the selected edge. This hold-mode delay time is a function of temperature and does not vary from one conversion to the next. Separate the CONVERT* pulses by at least one conversion period.

The sample interval counter on the PXI E Series board normally generates the CONVERT* signal unless you select some external source. The counter is started by the STARTSCAN signal and continues to count down and reload itself until the scan is finished. It then reloads itself in preparation for the next STARTSCAN pulse.

A/D conversions generated by either an internal or external CONVERT* signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

AIGATE Signal

Any PFI pin can externally input the AIGATE signal, which is not available as an output on the I/O connector. The AIGATE signal can mask off scans in a DAQ sequence. You can configure the PFI pin you select as the source for the AIGATE signal in either the level-detection or edge-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

In the level-detection mode if AIGATE is active, the STARTSCAN signal is masked off and no scans can occur. In the edge-detection mode, the first active edge disables the STARTSCAN signal, and the second active edge enables STARTSCAN.

The AIGATE signal can neither stop a scan in progress nor continue a previously gated-off scan; in other words, once a scan has started, AIGATE does not gate off conversions until the beginning of the next scan and, conversely, if conversions are being gated off, AIGATE does not gate them back on until the beginning of the next scan.

SISOURCE Signal

Any PFI pin can externally input the SISOURCE signal, which is not available as an output on the I/O connector. The onboard scan interval counter uses the SISOURCE signal as a clock to time the generation of the STARTSCAN signal. You must configure the PFI pin you select as the source for the SISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase generates the SISOURCE signal unless you select some external source. Figure 4-23 shows the timing requirements for the SISOURCE signal.




Figure 4-23. SISOURCE Signal Timing

Waveform Generation Timing Connections

The analog group defined for your PXI E Series board is controlled by WFTRIG, UPDATE*, and UISOURCE.

WFTRIG Signal

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, the WFTRIG signal is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of the WFTRIG signal starts the waveform generation for the DACs. The update interval (UI) counter is started if you select internally generated UPDATE*.

As an output, the WFTRIG signal reflects the trigger that initiates waveform generation. This is true even if the waveform generation is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 50 to 100 ns. This output is set to tri-state at startup.

Figures 4-24 and 4-25 show the input and output timing requirements for the WFTRIG signal.




Figure 4-24. WFTRIG Input Signal Timing




Figure 4-25. WFTRIG Output Signal Timing

UPDATE* Signal

Any PFI pin can externally input the UPDATE* signal, which is available as an output on the PFI5/UPDATE* pin.

As an input, the UPDATE* signal is configured in the edge-detection mode. You can select any PFI pin as the source for UPDATE* and configure the polarity selection for either rising or falling edge. The selected edge of the UPDATE* signal updates the outputs of the DACs. In order to use UPDATE*, you must set the DACs to posted-update mode.

As an output, the UPDATE* signal reflects the actual update pulse that is connected to the DACs. This is true even if the updates are being externally generated by another PFI. The output is an active low pulse with a pulse width of 100 to 150 ns. This output is set to tri-state at startup.

Figures 4-26 and 4-27 show the input and output timing requirements for the UPDATE* signal.




Figure 4-26. UPDATE* Input Signal Timing




Figure 4-27. UPDATE* Output Signal Timing

The DACs are updated within 100 ns of the leading edge. Separate the UPDATE* pulses with enough time that new data can be written to the DAC latches.

The PXI E Series board UI counter normally generates the UPDATE* signal unless you select some external source. The UI counter is started by the WFTRIG signal and can be stopped by software or the internal Buffer Counter.

D/A conversions generated by either an internal or external UPDATE* signal do not occur when gated by the software command register gate.

UISOURCE Signal

Any PFI pin can externally input the UISOURCE signal, which is not available as an output on the I/O connector. The UI counter uses the UISOURCE signal as a clock to time the generation of the UPDATE* signal. You must configure the PFI pin you select as the source for the UISOURCE signal in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low. Figure 4-28 shows the timing requirements for the UISOURCE signal.




Figure 4-28. UISOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase normally generates the UISOURCE signal unless you select some external source.

General-Purpose Timing Signal Connections

The general-purpose timing signals are GPCTR0_SOURCE, GPCTR0_GATE, GPCTR0_OUT, GPCTR0_UP_DOWN, GPCTR1_SOURCE, GPCTR1_GATE, GPCTR1_OUT, GPCTR1_UP_DOWN, and FREQ_OUT.

GPCTRO SOURCE Signal

Any PFI pin can externally input the GPCTR0_SOURCE signal, which is available as an output on the PFI8/GPCTR0_SOURCE pin.

As an input, the GPCTR0_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR0_SOURCE signal reflects the actual clock connected to general-purpose counter 0. This is true even if another PFI is externally inputting the source clock. This output is set to tri-state at startup.

Figure 4-29 shows the timing requirements for the GPCTR0_SOURCE signal.




Figure 4-29. GPCTR0_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0 SOURCE signal unless you select some external source.

GPCTRO_GATE Signal

Any PFI pin can externally input the GPCTR0_GATE signal, which is available as an output on the PFI9/GPCTR0_GATE pin.

As an input, the GPCTR0_GATE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR0_GATE signal reflects the actual gate signal connected to general-purpose counter 0. This is true even if the gate is being externally generated by another PFI. This output is set to tri-state at startup.

Figure 4-30 shows the timing requirements for the GPCTR0_GATE signal.




Figure 4-30. GPCTR0_GATE Signal Timing in Edge-Detection Mode

GPCTRO_OUT Signal

This signal is available only as an output on the GPCTR0_OUT pin. The GPCTR0_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to tri-state at startup. Figure 4-31 shows the timing of the GPCTR0_OUT signal.




Figure 4-31. GPCTR0_OUT Signal Timing

GPCTRO_UP_DOWN Signal

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 will count down when this pin is at a logic low and count up when it is at a logic high. You can disable this input so that software can control the up-down functionality and leave the DIO6 pin free for general use.

GPCTR1_SOURCE Signal

Any PFI pin can externally input the GPCTR1_SOURCE signal, which is available as an output on the PFI3/GPCTR1_SOURCE pin.

As an input, the GPCTR1_SOURCE signal is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR1_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, the GPCTR1_SOURCE monitors the actual clock connected to general-purpose counter 1. This is true even if the source clock is being externally generated by another PFI. This output is set to tri-state at startup.

Figure 4-32 shows the timing requirements for the GPCTR1_SOURCE signal.




Figure 4-32. GPCTR1_SOURCE Signal Timing

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1_SOURCE unless you select some external source.

GPCTR1 GATE Signal

Any PFI pin can externally input the GPCTR1_GATE signal, which is available as an output on the PFI4/GPCTR1_GATE pin.

As an input, the GPCTR1_GATE signal is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, the GPCTR1_GATE signal monitors the actual gate signal connected to general-purpose counter 1. This is true even if the gate is being externally generated by another PFI. This output is set to tri-state at startup.

Figure 4-33 shows the timing requirements for the GPCTR1_GATE signal.




Figure 4-33. GPCTR1_GATE Signal Timing in Edge-Detection Mode

GPCTR1_OUT Signal

This signal is available only as an output on the GPCTR1_OUT pin. The GPCTR1_OUT signal monitors the TC board general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software selectable for both options. This output is set to tri-state at startup. Figure 4-34 shows the timing requirements for the GPCTR1_OUT signal.




Figure 4-34. GPCTR1_OUT Signal Timing

GPCTR1_UP_DOWN Signal

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and

leave the DIO7 pin free for general use. Figure 4-35 shows the timing requirements for the GATE and SOURCE input signals and the timing specifications for the OUT output signals of your PXI E Series board.




Figure 4-35. GPCTR Timing Summary

The GATE and OUT signal transitions shown in Figure 4-35 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that the counters are programmed to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, would apply when the counter is programmed to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on your PXI E Series board. Figure 4-35 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by $t_{\rm gsu}$ and $t_{\rm gh}$ in Figure 4-35. The gate signal is not required to be held after the active edge of the source signal.

If you use an internal timebase clock, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source

edge take effect either on that source edge or on the next one. This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the PXI E Series boards. Figure 4-35 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

FREQ_OUT Signal

This signal is available only as an output on the FREQ_OUT pin. The PXI E Series board frequency generator outputs the FREQ_OUT pin. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software-selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software selectable. This output is set to tri-state at startup.

Field Wiring Considerations

Environmental noise can seriously affect the accuracy of measurements made with your PXI E Series board if you do not take proper care when running signal wires between signal sources and the board. The following recommendations apply mainly to analog input signal routing to the board, although they also apply to signal routing in general.

Minimize noise pickup and maximize measurement accuracy by taking the following precautions:

- Use differential analog input connections to reject common-mode noise.
- Use individually shielded, twisted-pair wires to connect analog input signals to the board. With this type of wire, the signals attached to the ACH+ and ACH- inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.
- Route signals to the board carefully. Keep cabling away from noise sources. The most common noise source in a PXI data acquisition system is the video monitor. Separate the monitor from the analog signals as much as possible.

The following recommendations apply for all signal connections to your PXI E Series board:

- Separate PXI E Series board signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the PXI E Series board signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines, separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.
- Do not run signal lines through conduits that also contain power lines.
- Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

For more information, refer to the application note, *Field Wiring and Noise Consideration for Analog Signals*, available from National Instruments.

Calibration

This chapter discusses the calibration procedures for your PXI E Series board. If you are using the NI-DAQ device driver, that software includes calibration functions for performing all of the steps in the calibration process.

Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the PXI E Series boards, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

Some form of board calibration is required for all but the most forgiving applications. If you do not calibrate your board, your signals and measurements could have very large offset, gain, and linearity errors.

Three levels of calibration are available to you and described in this chapter. The first level is the fastest, easiest, and least accurate, whereas the last level is the slowest, most difficult, and most accurate.

Loading Calibration Constants

Your PXI E Series board is factory calibrated before shipment at approximately 25° C to the levels indicated in Appendix A, *Specifications*. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the board is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ software determines when this is necessary and does it automatically. If you are not using NI-DAQ, you must load these values yourself.

In the EEPROM there is a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed. This method of calibration is not very accurate because it does not take into account the fact that the board measurement and output voltage errors can vary with time and temperature. It is better to self-calibrate when the board is installed in the environment in which it will be used.

Self-Calibration

Your PXI E Series board can measure and correct for almost all of its calibration-related errors without any external signal connections. Your National Instruments software provides a self-calibration method. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to minimize the effects of any offset, gain, and linearity drifts, particularly those due to warmup.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. This error is addressed by external calibration, which is discussed in the following section. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

External Calibration

Your PXI E Series board has an onboard calibration reference to ensure the accuracy of self-calibration. Its specifications are listed in Appendix A, *Specifications*. The reference voltage is measured at the factory and stored in the EEPROM for subsequent self-calibrations. This voltage is stable enough for most applications, but if you are using your board at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate your board.

An external calibration refers to calibrating your board with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and the results can be saved in the EEPROM, so you should not have to perform an external calibration very often. You can externally calibrate your board by calling the NI-DAQ calibration function.

To externally calibrate your board, be sure to use a very accurate external reference. The reference should be several times more accurate than the board itself. For example, to calibrate a 16-bit board, the external reference should be at least $\pm 0.001\%$ (± 10 ppm) accurate.

Other Considerations

The CalDACs adjust the gain error of each analog output channel by adjusting the value of the reference voltage supplied to that channel. This calibration mechanism is designed to work only with the internal 10 V reference. Thus, in general, it is not possible to calibrate the analog output gain error when using an external reference. In this case, it is advisable to account for the nominal gain error of the analog output channel either in software or with external hardware. See Appendix A, *Specifications*, for analog output gain error information.



Specifications

This appendix lists the specifications of each PXI E Series board. These specifications are typical at 25° C unless otherwise noted.

PXI-6040E, **PXI-6070E**, and **PXI-6071E**

Analog Input

Input Characteristics

Number of channels

PXI-6040E and PXI-6070E	. 16 single-ended, or 8 differential (software-selectable per channel)
PXI-6071E	. 64 single-ended or 32 differential (software-selectable per channel)
Type of ADC	. Successive approximation
Resolution	. 12 bits, 1 in 4,096
Maximum sampling rate (single-channe	$el)^1$
PXI-6070E and PXI-6071E	. 1.25 MS/s
PXI-6040E	. 500 kS/s

¹ See settling time table in *Dynamic Characteristics* for multi-channel rates.

Input signal ranges

Channel Gain	Board Range (Software-Selectable)			
(Software- Selectable)	Bipolar	Unipolar		
0.5	±10 V	_		
1	±5 V	0 to 10 V		
2	±2.5 V	0 to 5 V		
5	±1 V	0 to 2 V		
10	±500 mV	0 to 1 V		
20	±250 mV	0 to 500 mV		
50	±100 mV	0 to 200 mV		
100	±50 mV	0 to 100 mV		

Input coupling	DC
Maximum working voltage (signal and common mode)	Each input should remain within ±11 V of ground
Overvoltage protection	±25 V powered on, ±15 V powered off
Inputs protected	
PXI-6040E and PXI-6070E	ACH<015>, AISENSE
PXI-6071E	ACH<063>, AISENSE, AISENSE2
FIFO buffer size	512 S
Data transfers	DMA, interrupts, programmed I/O
DMA modes	Scatter-gather
Configuration memory size	512 words

Accuracy Information

See following tables

PXI E Series User Manual

PXI-6040E Accuracy Information

		Absolute Accuracy						Relative A	Accuracy	
Nominal	Nominal Range (V) % of Reading		Offset	Noise + Quantization (mV) Temp Drift		Temp Drift	Resolution (mV)			
Positive FS	Negative FS	24 Hours	90 Days	1 Year	(mV)	Single Pt.	Averaged	(%/° C)	Theoretical	Averaged
10	-10	0.0522%	0.0542%	0.0564%	±7.384 mV	±4.639 mV	±0.846 mV	0.0010%	4.883 mV	1.114 mV
5	-5	0.0272%	0.0292%	0.0314%	±3.702 mV	±2.319 mV	±0.423 mV	0.0005%	2.441 mV	0.557 mV
2.5	-2.5	0.0522%	0.0542%	0.0564%	±1.862 mV	±1.160 mV	±0.211 mV	0.0010%	1.221 mV	0.278 mV
1	-1	0.0522%	0.0542%	0.0564%	±0.757 mV	±0.464 mV	±0.085 mV	0.0010%	0.488 mV	0.111 mV
0.5	-0.5	0.0522%	0.0542%	0.0564%	±0.389 mV	±0.269 mV	±0.042 mV	0.0010%	0.244 mV	0.056 mV
0.25	-0.25	0.0522%	0.0542%	0.0564%	±0.205 mV	±0.134 mV	±0.021 mV	0.0010%	0.122 mV	0.028 mV
0.1	-0.1	0.0522%	0.0542%	0.0564%	±0.095 mV	±0.076 mV	±0.010 mV	0.0010%	0.049 mV	0.013 mV
0.05	-0.05	0.0522%	0.0542%	0.0564%	±0.058 mV	±0.056 mV	±0.006 mV	0.0010%	0.024 mV	0.008 mV
10	0	0.0272%	0.0292%	0.0314%	±3.702 mV	±2.319 mV	±0.423 mV	0.0005%	2.441 mV	0.557 mV
5	0	0.0522%	0.0542%	0.0564%	±1.862 mV	±1.160 mV	±0.211 mV	0.0010%	1.221 mV	0.278 mV
2	0	0.0522%	0.0542%	0.0564%	±0.757 mV	±0.464 mV	±0.085 mV	0.0010%	0.488 mV	0.111 mV
1	0	0.0522%	0.0542%	0.0564%	±0.389 mV	±0.269 mV	±0.042 mV	0.0010%	0.244 mV	0.056 mV
0.5	0	0.0522%	0.0542%	0.0564%	±0.205 mV	±0.134 mV	±0.021 mV	0.0010%	0.122 mV	0.028 mV
0.2	0	0.0522%	0.0542%	0.0564%	±0.095 mV	±0.076 mV	±0.010 mV	0.0010%	0.049 mV	0.013 mV
0.1	0	0.0522%	0.0542%	0.0564%	±0.058 mV	±0.056 mV	±0.006 mV	0.0010%	0.024 mV	0.008 mV

Absolute Accuracy = (% of Reading \times Voltage) + Offset + Noise + (Temp Drift \times Voltage). Note: Temp Drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

Accuracies are valid for measurements following an internal E Series Calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings.

Measurement accuracies are listed for operational temperatures within $\pm 1^{\circ}$ C of internal calibration temperature and $\pm 10^{\circ}$ C of external or factory calibration temperature.

PXI-6070E and PXI-6071E Accuracy Information

		Absolute Accuracy						Relative A	Accuracy	
Nominal	Range (V)	(V) % of Reading		Offset	Noise + Quantization (mV) Temp D		Temp Drift	Resolution (mV)		
Positive FS	Negative FS	24 Hours	90 Days	1 Year	(mV)	Single Pt.	Averaged	(%/° C)	Theoretical	Averaged
10	-10	0.0522%	0.0542%	0.0564%	±6.380 mV	±6.104 mV	±0.846 mV	0.0010%	4.883 mV	1.114 mV
5	-5	0.0272%	0.0292%	0.0314%	±3.198 mV	±3.052 mV	±0.423 mV	0.0005%	2.441 mV	0.557 mV
2.5	-2.5	0.0522%	0.0542%	0.0564%	±1.608 mV	±1.526 mV	±0.211 mV	0.0010%	1.221 mV	0.278 mV
1	-1	0.0522%	0.0542%	0.0564%	±0.653 mV	±0.610 mV	±0.085 mV	0.0010%	0.488 mV	0.111 mV
0.5	-0.5	0.0522%	0.0542%	0.0564%	±0.335 mV	±0.305 mV	±0.042 mV	0.0010%	0.244 mV	0.056 mV
0.25	-0.25	0.0522%	0.0542%	0.0564%	±0.176 mV	±0.208 mV	±0.024 mV	0.0010%	0.122 mV	0.032 mV
0.1	-0.1	0.0522%	0.0542%	0.0564%	±0.081 mV	±0.098 mV	±0.011 mV	0.0010%	0.049 mV	0.015 mV
0.05	-0.05	0.0522%	0.0542%	0.0564%	±0.049 mV	±0.071 mV	±0.007 mV	0.0010%	0.024 mV	0.009 mV
10	0	0.0272%	0.0292%	0.0314%	±3.198 mV	±3.052 mV	±0.423 mV	0.0005%	2.441 mV	0.557 mV
5	0	0.0522%	0.0542%	0.0564%	±1.608 mV	±1.526 mV	±0.211 mV	0.0010%	1.221 mV	0.278 mV
2	0	0.0522%	0.0542%	0.0564%	±0.653 mV	±0.610 mV	±0.085 mV	0.0010%	0.488 mV	0.111 mV
1	0	0.0522%	0.0542%	0.0564%	±0.335 mV	±0.305 mV	±0.042 mV	0.0010%	0.244 mV	0.056 mV
0.5	0	0.0522%	0.0542%	0.0564%	±0.176 mV	±0.208 mV	±0.024 mV	0.0010%	0.122 mV	0.032 mV
0.2	0	0.0522%	0.0542%	0.0564%	±0.081 mV	±0.098 mV	±0.011 mV	0.0010%	0.049 mV	0.015 mV
0.1	0	0.0522%	0.0542%	0.0564%	±0.049 mV	±0.071 mV	±0.007 mV	0.0010%	0.024 mV	0.009 mV

Absolute Accuracy = (% of Reading \times Voltage) + Offset + Noise + (Temp Drift \times Voltage). Note: Temp Drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

Accuracies are valid for measurements following an internal E Series Calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings.

Measurement accuracies are listed for operational temperatures within $\pm 1^{\circ}$ C of internal calibration temperature and $\pm 10^{\circ}$ C of external or factory calibration temperature.

Transfer Characteristics

Relative accuracy ± 0.5 LSB typ dithered, ± 1.5 LSB max undithered DNL ± 0.5 LSB typ, ± 1 LSB max No missing codes ± 12 bits, guaranteed

Offset error

State	PXI-6070E and PXI-6071E	PXI-6040E
Pregain error after calibration	±12 μV max	±16 μV max
Pregain error before calibration	±2.5 mV max	±4.0 mV max
Postgain error after calibration	±0.5 mV max	±0.8 mV max
Postgain error before calibration	±100 mV max	±200 mV max

Gain error (relative to calibration reference)

After calibration (gain = 1) $\pm 0.02\%$ of reading max Before calibration $\pm 2.5\%$ of reading max Gain $\neq 1$ with gain error adjusted to 0 at gain = 1 $\pm 0.02\%$ of reading max

Amplifier Characteristics

Input impedance

-	Normal powered on	. 100 G Ω in parallel with 100 pF
,	Powered off	. 820 Ω min.
•	Overload	. 820 Ω min.
Inpu	t bias current	±200 pA
Inpu	t offset current	. ±100 pA

CMRR, all input ranges, DC to 60 Hz

	CMRR				
Gain	PXI-6070E and PXI-6071E PXI-6040E				
0.5	95 dB	90 dB			
1	100 dB	95 dB			
≥2	106 dB	100 dB			

Dynamic Characteristics

Bandwidth

Board	Small Signal (-3 dB)	Large Signal (1% THD)
PXI-6070E, PXI-6071E	1.6 MHz	1 MHz
PXI-6040E	600 kHz	350 kHz

Settling time to full-scale step

		Accuracy			
Board	Gain	±0.012% (±0.5 LSB)	±0.024% (±1 LSB)	±0.098% (±4 LSB)	
PXI-6070E	0.5	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1.5 μS typ, 2 μS max	
	1	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1.3 μS typ, 1.5 μS max	
	2 to 50	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	0.9 μS typ, 1 μS max	
	100	2 μS typ, 3 μS max	1.5 μS typ, 2 μS max	1 μS typ, 1.5 μS max	
PXI-6040E	All	4 μS typ, 8 μS max	4 μS max	4 μS max	

		Accuracy			
Board	Gain	±0.012% (±0.5 LSB)	±0.024% (±1 LSB)	±0.098% (±4 LSB)	
PXI-6071E	0.5	3 μS typ, 5 μS max	1.9 μS typ, 2.5 μS max	1.9 μS typ, 2 μS max	
	1	3 μS typ, 5 μS max	1.9 μS typ, 2.5 μS max	1.2 μS typ, 1.5 μS max	
	2 to 50	3 μS typ, 5 μS max	1.9 μS typ, 2.5 μS max	1.2 μS typ, 1.3 μS max	
	100	3 μS typ, 5 μS max	1.9 μS typ, 2.5 μS max	1.2 μS typ, 1.5 μS max	

System noise (LSB_{rms}, not including quantization)

Board	Gain	Dither Off	Dither On
PXI-6070E,	0.5 to 10	0.25	0.5
PXI-6071E	20	0.4	0.6
	50	0.5	0.7
	100	0.8	0.9
PXI-6040E	0.5 to 5	0.15	0.5
	10 to 20	0.2	0.5
	50	0.35	0.6
	100	0.6	0.8

Crosstalk.....-80 dB, DC to 100 kHz

Stability

Offset temperature coefficient

 $\begin{array}{lll} Pregain & & \pm 5 \; \mu V/^{\circ} \; C \\ Postgain & & \pm 240 \; \mu V/^{\circ} \; C \end{array}$

Gain temperature coefficient.....±20 ppm/° C

Analog Output

Output Characteristics

PXI-6040E Accuracy Information

		Absolute Accuracy						
Nominal Range (V)		% of Reading			Offset	Temp Drift		
Positive FS	Negative FS	24 Hours	90 Days	1 Year	(mV)	(%/° C)		
10	-10	0.0177%	0.0197%	0.0219%	±5.933 mV	0.0005%		
10	0	0.0177%	0.0197%	0.0219%	±3.491 mV	0.0005%		

Absolute Accuracy = (% of Reading \times Voltage) + Offset + (Temp Drift \times Voltage). Note: Temp drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

PXI-6070E and PXI-6071E Accuracy Information

		Absolute Accuracy					
Nominal Range (V)		% of Reading			Offset	Temp Drift	
Positive FS	Negative FS	24 Hours	90 Days	(mV)	(%/° C)		
10	-10	0.0177%	0.0197%	0.0219%	±5.933 mV	0.0005%	
10	0	0.0177%	0.0197%	0.0219%	±3.491 mV	0.0005%	

Absolute Accuracy = (% of Reading × Voltage) + Offset + (Temp Drift × Voltage). **Note:** Temp drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

Transfer Characteristics

Relative accuracy (INL)

After calibration ± 0.3 LSB typ, ± 0.5 LSB max

Before calibration ±4 LSB max

DNL

After calibration ± 0.3 LSB typ, ± 1.0 LSB max

Before calibration±3 LSB max

calibration

Offset error

After calibration $\pm 1.0 \text{ mV}$ max

Before calibration ±200 mV max

Gain error (relative to internal reference)

After calibration $\pm 0.01\%$ of output max

Before calibration $\pm 0.5\%$ of output max

Gain error (relative to

external reference)......+0% to +0.5% of output max,

not adjustable

Voltage Output

Ranges $\pm 10 \text{ V}$, 0 to 10 V,

±EXTREF, 0 to EXTREF

(software selectable)

Output coupling	OC .
Output impedance).1 Ω max
Current drive	±5 mA max
Protection	Short-circuit to ground
Power-on state) V
External reference input	
Range±	±11 V
Overvoltage protection	±25 V powered on, ±15 V powered off
Input impedance1	<u>-</u>
Bandwidth (–3 dB)1	
Dynamic Characteristics	
Settling time for full-scale step3	$8 \mu s$ to ± 0.5 LSB accuracy
Slew rate2	20 V/μs
Noise2	$200 \mu V_{rms}$, DC to 1 MHz
Glitch energy (at midscale transition)	$200 \mu V_{rms}$, DC to 1 MHz
Glitch energy (at midscale transition) Magnitude	
Glitch energy (at midscale transition) Magnitude Reglitching disabled±	±20 mV
Glitch energy (at midscale transition) Magnitude Reglitching disabled± Reglitching enabled±	±20 mV ±4 mV
Glitch energy (at midscale transition) Magnitude Reglitching disabled±	±20 mV ±4 mV
Glitch energy (at midscale transition) Magnitude Reglitching disabled± Reglitching enabled±	±20 mV ±4 mV
Glitch energy (at midscale transition) Magnitude Reglitching disabled	±20 mV ±4 mV 5 μs
Glitch energy (at midscale transition) Magnitude Reglitching disabled	±20 mV ±4 mV 5 μs
Glitch energy (at midscale transition) Magnitude Reglitching disabled	±20 mV ±4 mV 5 μs ±50 μV/° C
Glitch energy (at midscale transition) Magnitude Reglitching disabled ± Reglitching enabled ± Duration 1 Stability Offset temperature coefficient ± Gain temperature coefficient	±20 mV ±4 mV 5 μs ±50 μV/° C
Glitch energy (at midscale transition) Magnitude Reglitching disabled	±20 mV ±4 mV 5 μs ±50 μV/° C
Glitch energy (at midscale transition) Magnitude Reglitching disabled	±20 mV ±4 mV 5 μs ±50 μV/° C ±25 ppm/° C ±25 ppm/° C
Glitch energy (at midscale transition) Magnitude Reglitching disabled ± Reglitching enabled ± Duration 1 Stability Offset temperature coefficient ± Gain temperature coefficient Internal reference ± External reference ±	±20 mV ±4 mV 5 μs ±50 μV/° C ±25 ppm/° C ±25 ppm/° C

Digital I/O

Digital logic levels

Level	Min	Max
Input low voltage	0.0 V	0.8 V
Input high voltage	2.0 V	5.0 V
Input low current $(V_{in} = 0 \text{ V})$	_	-320 μΑ
Input high current $(V_{in} = 5 V)$	_	10 μΑ
Output low voltage (I _{OL} = 24 mA)	_	0.4 V
Output high voltage (I _{OH} = 13 mA)	4.35 V	_

Timing I/O

Number of channels
Resolution
Counter/timers24 bits
Frequency scaler 4 bits
CompatibilityTTL/CMOS
Base clocks available
Counter/timers20 MHz, 100 kHz
Frequency scaler 10 MHz, 100 kHz
Base clock accuracy±0.01%
Max source frequency20 MHz
Min source pulse duration 10 ns, edge-detect mode
Min gate pulse duration 10 ns, edge-detect mode
Data transfers
DMA modes Scatter gather

Triggers

Analog Trigger

Source	
PXI-6040E and PXI-6070E	ACH<015>, external trigger (PFI0/TRIG1)
PXI-6071E	ACH<063>, external trigger (PFI0/TRIG1)
Level	± full-scale, internal; ±10 V, external
Slope	Positive or negative (software selectable)
Resolution	8 bits, 1 in 256
Hysteresis	Programmable
Bandwidth (-3 dB)	
PXI-6070E and PXI-6071E	2 MHz internal, 7 MHz external
PXI-6040E	650 kHz internal, 3.0 MHz external
External input (PFI0/TRIG1)	
Impedance	10 kΩ
Coupling	DC
Protection	-0.5 to $V_{cc} + 0.5$ V when configured as a digital signal, ± 35 V when configured as an analog trigger signal or disabled, ± 35 V powered off
Digital Trigger	
Compatibility	TTL
Response	Rising or falling edge
Pulse width	10 ns min

Recommended warm-up time 15 min

Appendix A

Calibration interval1 year

External calibration reference>6 and <10 V

Onboard calibration reference

Level 5.000 V (±2.5 mV) (actual value

stored in EEPROM)

Temperature coefficient...... ± 5 ppm/° C max Long-term stability ± 15 ppm $\sqrt{1,000 \text{ h}}$

Bus Interface

Type Master, slave

Power

Bus Requirement

+5 VDC ($\pm 5\%$)

PXI-6070E, PXI-6071E 1.1 A

 \square Note Excl

Excludes power consumed through Vcc available at the I/O connector.

I/O Connector Power

Power available at I/O connector +4.65 to +5.25 VDC at 1 A

Physical

Dimensions

I/O connector

PXI- 6040E, PXI-6070E 68-pin male SCSI-II type PXI-6071E 100-pin female 0.05 D-type

Environment

Operating temperature......0° to 55° C

Storage temperature	20° to 70° C
Relative humidity	5% to 90% noncondensing
Functional shock	MIL-T-28800 E Class 3 (per Section 4.5.5.4.1) Half-sine shock pulse, 11 ms duration, 30 g peak, 30 shocks per face
Operational random vibration	5 to 500 Hz, 0.31 g _{rms} , 3 axes
Non-operational random vibration	5 to 500 Hz, 2.5 g _{rms} , 3 axes

Note

Random vibration profiles were developed in accordance with MIL-T-28800E and MIL-STD-810E Method 514. Test levels exceed those recommended in MIL-STD-810E for Category 1, Basic Transportation.

PXI-6030E and PXI-6031E

Analog Input

Input Characteristics

Number of channels

Max sampling rate (single-channel)¹ 100 kS/s guaranteed

Input signal ranges

Gain	Voltage Range (Software-Selectable)			
(Software-Selectable)	Bipolar	Unipolar		
1	±10 V	0 to 10 V		
2	±5 V	0 to 5 V		
5	±2 V	0 to 2 V		
10	±1 V	0 to 1 V		
20	±0.5 V	0 to 0.5 V		
50	±0.2 V	0 to 0.2 V		
100	±0.1 V	0 to 0.1 V		

Input coupling	DC
Max working voltage	Each input should remain
	within ±11 V of ground

¹ See settling time table in *Dynamic Characteristics* for multichannel rates.

Overvoltage protection	.±25 V powered on, ±15 V powered off
Inputs protected	
PXI-6030E	.ACH<015>, AISENSE
PXI-6031E	.ACH<063>, AISENSE, AISENSE2
FIFO buffer size	512 samples
Data transfers	.DMA, interrupts, programmed I/O
DMA modes	.Scatter gather
Configuration memory size	512 words

Accuracy Information

See following tables

PXI E Series User Manual

PXI-6030E and PXI-6031E Accuracy Information

				Absolute Accuracy	,	Relative Accuracy				
Nominal Range (V)		% of Reading			Offset	Noise + Quantization (μV)		Temp Drift	Resolution (µV)	
Positive FS	Negative FS	24 Hours	90 Days	1 Year	(μ V)	Single Pt.	Averaged	(%/° C)	Theoretical	Averaged
10	-10	0.0044%	0.0052%	0.0061%	±509.18 μV	±634.15 μV	±54.93 μV	0.0001%	305.18 μV	72.33 μV
5	-5	0.0294%	0.0302%	0.0311%	±258.59 μV	±317.07 μV	±27.47 μV	0.0006%	152.59 μV	36.16 μV
2.5	-2.5	0.0294%	0.0302%	0.0311%	±123.50 μV	±158.54 μV	±13.73 μV	0.0006%	76.29 μV	18.08 μV
1	-1	0.0294%	0.0302%	0.0311%	±58.12 μV	±63.42 μV	±5.49 μV	0.0006%	30.52 μV	7.23 μV
0.5	-0.5	0.0294%	0.0302%	0.0311%	±33.06 μV	±36.82 μV	±3.20 μV	0.0006%	15.26 μV	4.22 μV
0.25	-0.25	0.0294%	0.0302%	0.0311%	±19.55 μV	±28.11 μV	±2.52 μV	0.0006%	7.63 μV	3.32 μV
0.1	-0.1	0.0294%	0.0302%	0.0311%	±13.01 μV	±19.65 μV	±1.83 μV	0.0006%	3.05 μV	2.41 μV
10	0	0.0044%	0.0052%	0.0061%	±356.59 μV	±417.83 μV	±36.62 μV	0.0001%	152.59 μV	48.29 μV
5	0	0.0294%	0.0302%	0.0311%	±182.29 μV	±208.92 μV	±18.31 μV	0.0006%	76.29 μV	24.11 μV
2	0	0.0294%	0.0302%	0.0311%	±77.72 μV	±83.57 μV	±7.32 μV	0.0006%	30.52 μV	9.64 μV
1	0	0.0294%	0.0302%	0.0311%	±42.86 μV	±41.78 μV	±3.66 μV	0.0006%	15.26 μV	4.82 μV
0.5	0	0.0294%	0.0302%	0.0311%	±25.43 μV	±28.11 μV	±2.52 μV	0.0006%	7.63 μV	3.32 μV
0.2	0	0.0294%	0.0302%	0.0311%	±14.97 μV	±19.65 μV	±1.83 μV	0.0006%	3.05 μV	2.41 μV
0.1	0	0.0294%	0.0302%	0.0311%	±11.49 μV	±18.11 μV	±1.74 μV	0.0006%	1.53 μV	2.29 μV

Absolute Accuracy = (% of Reading \times Voltage) + Offset + Noise + (Temp Drift \times Voltage). Note: Temp Drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

Accuracies are valid for measurements following an internal E Series Calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings.

Measurement accuracies are listed for operational temperatures within $\pm 1^{\circ}$ C of internal calibration temperature and $\pm 10^{\circ}$ C of external or factory calibration temperature.

Transfer Characteristics

Relative accuracy±0.75 LSB typ, ±1 LSB max
DNL±0.5 LSB typ, ±1 LSB max
No missing codes16 bits, guaranteed
Offset error
Pregain error after calibration±3 μV max
Pregain error before calibration±2.2 mV max
Postgain error after calibration±76 μV max
Postgain error before calibration±102 mV max
Gain error (relative to calibration reference)
After calibration (gain = 1)±30.5 ppm of reading max
Before calibration±2,150 ppm of reading max
With gain error adjusted to 0 at gain = 1
Gain ≠ 1±200 ppm of reading max

Amplifier Characteristics

Input impedance

Normal, powered on	100 G Ω in parallel with 100 pF
Powered off	820 Ω min
Overload	820 Ω min
Input bias current	±1 nA
Input offset current	±2 nA

CMRR, DC to 60 Hz

Gain	CMRR
1	92 dB
2	97 dB
5	101 dB
10	104 dB
≥20	105 dB

Dynamic Characteristics

Bandwidth (-3 dB)

Settling time for full-scale step (DC to all gains and ranges)

	Accuracy		
Board	±0.00076% (±0.5 LSB)	±0.0015% (±1 LSB)	±0.0061% (±4 LSB)
PXI-6030E	40 μs max	20 μs max	10 μs max
PXI-6031E	50 μs max	25 µs max	10 μs max

System noise (including quantization noise)

Gain	±10 V Range	0 to 10 V Range
1 to 10	0.6 LSB _{rms}	0.8 LSB _{rms}
20	0.7 LSB _{rms}	1.1 LSB _{rms}
50	1.1 LSB _{rms}	$2.0 \mathrm{LSB}_{\mathrm{rms}}$
100	2.0 LSB _{rms}	3.8 LSB _{rms}

Stability

Offset temperature coefficient

Gain temperature coefficient..... ±8 ppm/° C

Analog Output

Output Characteristics

Number of channels 2 voltage

PXI-6030E and PXI-6031E Accuracy Information

		Absolute Accuracy				
Nominal	Range (V)	% of Reading Offset Temp Drift			Temp Drift	
Positive FS	Negative FS	24 Hrs	90 Days	1 Year	(μ V)	(%/° C)
10	-10	0.0045%	0.0053%	0.0062%	±812.76 μV	0.0001%
10	0	0.0045%	0.0053%	0.0062%	±583.88 μV	0.0001%

Absolute Accuracy = (% of Reading \times Voltage) + Offset + (Temp Drift \times Voltage). Note: Temp drift applies only if ambient is greater than $\pm 10^{\circ}$ C of previous external calibration.

Transfer Characteristics

Relative accuracy (INL)±0.5 LSB typ, ±1 LSB max

DNL±1 LSB max

Monotonicity16 bits, guaranteed

Offset error
After calibration305 μV max
Before calibration 20 mV max
Gain error (relative to internal reference)
After calibration±30.5 ppm max
Before calibration±2,000 ppm max
20.010 tunicum =2,000 pp
Voltage Output
Range±10 V, 0 to 10 V
(software selectable)
Output couplingDC
Output impedance
Current drive±5 mA
Protection
Power-on state 0 V (±20 mV)
Dynamic Characteristics
Settling time for full-scale step 10 µs to ±1 LSB accuracy
Slew rate
N.' DCt. 1 MI
Noise
Stability
Offset temperature coefficient $\pm 50~\mu V/^{\circ}~C$
Gain temperature coefficient±7.5 ppm/° C
W 1 61 1
Number of channels 8 input/output

Digital I/O

CompatibilityTTL/CMOS

Digital logic levels

Level	Min	Max
Input low voltage	0 V	0.8 V
Input high voltage	2 V	5 V
Input low current $(V_{in} = 0 V)$	_	–320 μΑ
Input high current ($\frac{V}{in} = 5 \text{ V}$)	_	10 μΑ
Output low voltage (I _{OUT} = 24 mA)	_	0.4 V
Output high voltage (I _{OUT} = 13 mA)	4.35 V	_

Power-on stateInput (High-Z) Data transfersProgrammed I/O

Timing I/O

Number of channels2 up/down counter/timers, 1 frequency scaler
Resolution
Counter/timers24 bits
Frequency scaler4 bits
CompatibilityTTL/CMOS
Base clocks available
Counter/timers20 MHz, 100 kHz
Frequency scaler10 MHz, 100 kHz
Base clock accuracy±0.01%
Max source frequency20 MHz
Min source pulse duration10 ns, edge-detect mode
Min gate pulse duration10 ns, edge-detect mode
Data transfersDMA, interrupts, programmed I/O
DMA modesScatter gather

Triggers

Analog Trigger

Source	
PXI-6030E	ACH<015>, PFI0/TRIG1
PXI-6031E	ACH<063>, PFI0/TRIG1
Level	± fullscale, internal; ±10 V, external
Slope	Positive or negative (software selectable)
Resolution	12 bits, 1 in 4,096
Hysteresis	Programmable
Bandwidth (–3 dB)	255 kHz internal,
	4 MHz external
External input (PFI0/TRIG1)	
Impedance	10 kΩ
Coupling	
Protection	0.5 to Vcc +0.5 V when configured as a digital signal; ±35 V when configured as an analog signal or disabled; ±35 V powered off
Accuracy	±1% of fullscale range
Digital Trigger	
Compatibility	TTL
Response	Rising or falling edge
Pulse width	10 ns min
Recommended warm-up time	15 min
Calibration interval	1 year

Calibration

External calibration reference>6 and <9.999 V

Onboard calibration reference

stored in EEPROM)

Temperature coefficient.....±0.6 ppm/° C max

Long-term stability ± 6 ppm/ $\sqrt{1}$, 000 h

Bus Interface

TypeMaster, slave

Power

Bus Requirements

+5 VDC (±5%)1.5 A

Note Excludes power consumed through Vcc available at the I/O connector.

I/O Connector

Power available at I/O connector.....+4.65 to +5.25 VDC at 1 A

Physical

Dimensions

I/O connector

Environment

Operating temperature0 to 55° C

Storage temperature20 to 70° C

Relative humidity5% to 90% noncondensing

Functional shock......MIL-T-28800 E Class 3 (per

Section 4.5.5.4.1) Half-sine shock pulse, 11 ms duration, 30 g peak,

30 shocks per face

Operational random vibration 5 to 500 Hz, 0.31 g_{rms}, 3 axes

Non-operational random vibration....... 5 to 500 Hz, 2.5 g_{rms}, 3 axes

🖙 Note

Random vibration profiles were developed in accordance with MIL-T-28800E and MIL-STD-810E Method 514. Test levels exceed those recommended in MIL-STD-810E for Category 1, Basic Transportation.



Optional Cable Connector Descriptions

This appendix describes the connectors on the optional cables for the PXI E Series boards.

Figure B-1 shows the pin assignments for the 68-pin E Series connector. This connector is available when you use the SH6868 or R6868 cable assemblies with the PXI-6030E, PXI-6040E, or PXI-6070E. It is also one of the two 68-pin connectors available when you use the SH1006868 cable assembly with the PXI-6031E or PXI-6071E.




Figure B-1. 68-Pin MIO Connector Pin Assignments

Figure B-2 shows the pin assignments for the 68-pin extended analog input connector. This is the other 68-pin connector available when you use the SH1006868 cable assembly with the PXI-6031E or PXI-6071E.

ACH 24 34 68 ACH 16 ACH 17 33 67 ACH 25 ACH 18 32 66 ACH 26 ACH 27 31 65 ACH 19 ACH 20 30 64 ACH 28	
ACH 17 33 67 ACH 25 ACH 18 32 66 ACH 26 ACH 27 31 65 ACH 19 ACH 20 30 64 ACH 28	
ACH 18 32 66 ACH 26 ACH 27 31 65 ACH 19 ACH 20 30 64 ACH 28	
ACH 27 31 65 ACH 19 ACH 20 30 64 ACH 28	
ACH 20 30 64 ACH 28	
ACH 21 29 63 ACH 29	
ACH 30 28 62 ACH 22	
ACH 23 27 61 ACH 31	
ACH 32 26 60 ACH 40	
ACH 41 25 59 ACH 33	
ACH 34 24 58 ACH 42	
ACH 35 23 57 ACH 43	
AIGND 22 56 AISENSE2	
ACH 44 21 55 ACH 36	
ACH 37 20 54 ACH 45	
ACH 38 19 53 ACH 46	
ACH 47 18 52 ACH 39	
ACH 48 17 51 ACH 56	
ACH 49 16 50 ACH 57	
ACH 58 15 49 ACH 50	
ACH 51 14 48 ACH 59	
ACH 52 13 47 ACH 60	
ACH 61 12 46 ACH 53	
ACH 54 11 45 ACH 62	
ACH 55 10 44 ACH 63	
N/C 9 43 N/C	
N/C 8 42 N/C	
N/C 7 41 N/C	
N/C 6 40 N/C	
N/C 5 39 N/C	
N/C 4 38 N/C	
N/C 3 37 N/C	
N/C 2 36 N/C	
N/C 1 35 N/C	

Figure B-2. 68-Pin Extended Analog Input Connector Pin Assignments

Figure B-3 shows the pin assignments for the 50-pin MIO connector. This connector is available when you use the SH6850 or R6850 cable assemblies with the PXI-6030E, PXI-6040E, or PXI-6070E. It is also one of the two 50-pin connectors available when you use the R1005050 cable assembly with the PXI-6031E or PXI-6071E.




Figure B-3. 50-Pin MIO Connector Pin Assignments



Common Questions

This appendix contains a list of commonly asked questions and their answers relating to usage and special features of your PXI E Series board.

General Information

What are the PXI E Series boards?

The PXI E Series boards are switchless and jumperless enhanced MIO boards that use the DAQ-STC for timing.

What is the DAQ-STC?

The DAQ-STC is the system timing control application-specific integrated circuit (ASIC) designed by National Instruments and is the backbone of the PXI E Series boards. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into three groups:

- Analog input—two 24-bit, two 16-bit counters
- Analog output—three 24-bit, one 16-bit counters
- General-purpose counter/timer functions—two 24-bit counters

The groups can be configured independently with timing resolutions of 50 ns or $10 \mu s$. With the DAQ-STC, you can interconnect a wide variety of internal timing signals to other internal blocks. The interconnection scheme is quite flexible and completely software configurable. New capabilities such as buffered pulse generation, equivalent time sampling, and seamlessly changing the sampling rate are possible.

What type of 5 V protection do the PXI E Series boards have?

The PXI E Series boards have 5 V lines equipped with a self-resetting 1 A fuse.

Installation and Configuration

How do you set the base address for a PXI E Series board?

The base address of a PXI E Series board is assigned automatically through the PXI bus protocol. This assignment is completely transparent to you.

What jumpers should I be aware of when configuring my PXI E Series board?

The PXI E Series boards are jumperless and switchless.

Which National Instruments document should I read first to get started using DAQ software?

Your NI-DAQ or application software release notes documentation is always the best starting place.

What version of NI-DAQ must I have to program my PXI E Series board?

You must have the NI-DAQ for PC compatibles version 5.1 or higher.

Analog Input and Output

I'm using my board in differential analog input mode and I have connected a differential input signal, but my readings are random and drift rapidly. What's wrong?

Check your ground reference connections. Your signal may be referenced to a level that is considered *floating* with reference to the board ground reference. Even if you are in differential mode, the signal *must* still be referenced to the same ground level as the board reference. There are various methods of achieving this while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in Chapter 4, *Signal Connections*.

I'm using the DACs to generate a waveform, but I discovered with a digital oscilloscope that there are glitches on the output signal. Is this normal?

When it switches from one voltage to another, any DAC produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the D/A code switches. You can build a lowpass deglitching filter to remove some of these glitches, depending on the

frequency and nature of your output signal. The PXI-6070E and PXI-6071E boards have built-in reglitchers, which can be software-enabled, on its analog output channels. See the *Analog Output Reglitch Selection* section in Chapter 3, *Hardware Overview*, for more information about reglitching.

Can I synchronize a one-channel analog input data acquisition with a one-channel analog output waveform generation on my PXI E Series board?

Yes. One way to accomplish this is to use the waveform generation timing pulses to control the analog input data acquisition. To do this, follow steps *I* through *4* below, in addition to the usual steps for data acquisition and waveform generation configuration.

- 1. Enable the PFI5 line for output, as follows:
 - If you are using NI-DAQ, call Select_Signal(deviceNumber, ND_PFI_5, ND_OUT_UPDATE, ND_HIGH_TO_LOW).
 - If you are using LabVIEW, invoke Route Signal VI with signal name set to PFI5 and signal source set to AO Update.
- Set up data acquisition timing so that the timing signal for A/D conversion comes from PFI5, as follows:
 - If you are using NI-DAQ, call
 Select_Signal(deviceNumber, ND_IN_CONVERT,
 ND_PFI_5, ND_HIGH_TO_LOW).
 - If you are using LabVIEW, invoke AI Clock Config VI with clock source code set to PFI pin, high to low, and clock source string set to 5.
- 3. Initiate analog input data acquisition, which will start only when the analog output waveform generation starts.
- 4. Initiate analog output waveform generation.

Timing and Digital I/O

What types of triggering can be hardware-implemented on my PXI E Series board?

Digital triggering is hardware-supported on every PXI E Series board. In addition, the PXI-6030E, PXI-6031E, PXI-6040E, PXI-6070E and PXI-6071E support analog triggering in hardware.

What added functionality does the DAQ-STC make possible in contrast to the Am9513?

The DAQ-STC incorporates much more than just 10 Am9513-style counters within one chip. In fact, the DAQ-STC has the complexity of more than 24 chips. The DAQ-STC makes possible PFI lines, analog triggering, selectable logic level, and frequency shift keying. The DAQ-STC also makes buffered operations possible, such as direct up/down control, single or pulse train generation, equivalent time sampling, buffered period, and buffered semiperiod measurement.

What is the difference in timebases between the Am9513 counter/timer and the DAQ-STC?

The DAQ-STC-based MIO boards have a 20 MHz timebase. The Am9513-based MIO boards have a 1 MHz or 5 MHz timebase.

Will the counter/timer applications that I wrote Am9513 work with the DAQ-STC?

If you are using NI-DAQ with LabVIEW, some of your applications written using the CTR VIs will still run. However, there are many differences in the counters between the PXI E Series and other boards; the counter numbers are different, timebase selections are different, and the DAQ-STC counters are 24-bit counters (unlike the 16-bit counters on boards without the DAQ-STC).

If you are using the NI-DAQ language interface or LabWindows/CVI, the answer is no, the counter/timer applications that you wrote previously will not work with the DAQ-STC. You must use the GPCTR functions; ICTR and CTR functions will not work with the DAQ-STC. The GPCTR functions have the same capabilities as the ICTR and CTR functions, plus more, but you must rewrite the application with the GPCTR function calls.

I'm using one of the general-purpose counter/timers on my PXI E Series board, but I do not see the counter/timer output on the I/O connector. What am I doing wrong?

If you are using the NI-DAQ language interface or LabWindows/CVI, you must configure the output line to output the signal to the I/O connector. Use the Select_Signal call in NI-DAQ to configure the output line. By default, all timing I/O lines except EXTSTROBE* are tri-stated.

What are the PFIs and how do I configure these lines?

PFIs are Programmable Function Inputs. These lines serve as connections to virtually all internal timing signals.

If you are using the NI-DAQ language interface or LabWindows/CVI, use the Select_Signal function to route internal signals to the I/O connector, route external signals to internal timing sources, or tie internal timing signals together.

If you are using NI-DAQ with LabVIEW and you want to connect external signal sources to the PFI lines, you can use AI Clock Config, AI Trigger Config, AO Clock Config, AO Trigger and Gate Config, CTR Mode Config, and CTR Pulse Config advanced level VIs to indicate which function the connected signal will serve. Use the Route Signal VI to enable the PFI lines to output internal signals.



Caution

If you enable a PFI line for output, do not connect any external signal source to it; if you do, you can damage the board, the computer, and the connected equipment.

What are the power-on states of the PFI and DIO lines on the I/O connector?

At system power-on and reset, both the PFI and DIO lines are set to high impedance by the hardware. This means that the board circuitry is not actively driving the output either high or low. However, these lines may have pull-up or pull-down resistors connected to them as shown in Table 4-1. These resistors weakly pull the output to either a logic high or logic low state. For example, DIO(0) will be in the high impedance state after power on, and Table 4-1 shows that there is a 50 k Ω pull-up resistor. This pull-up resistor will set the DIO(0) pin to a logic high when the output is in a high impedance state.



Customer Communication

For your convenience, this appendix contains forms to help you gather the information necessary to help us solve your technical problems and a form you can use to comment on the product documentation. When you contact us, we need the information on the Technical Support Form and the configuration form, if your manual contains one, about your system configuration to answer your questions as quickly as possible.

National Instruments has technical assistance through electronic, fax, and telephone systems to quickly provide the information you need. Our electronic services include a bulletin board service, an FTP site, a fax-on-demand system, and e-mail support. If you have a hardware or software problem, first try the electronic support systems. If the information available on these systems does not answer your questions, we offer fax and telephone support through our technical support centers, which are staffed by applications engineers.

Electronic Services

Bulletin Board Support

National Instruments has BBS and FTP sites dedicated for 24-hour support with a collection of files and documents to answer most common customer questions. From these sites, you can also download the latest instrument drivers, updates, and example programs. For recorded instructions on how to use the bulletin board and FTP services and for BBS automated information, call 512 795 6990. You can access these services at:

United States: 512 794 5422

Up to 14,400 baud, 8 data bits, 1 stop bit, no parity

United Kingdom: 01635 551422

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

France: 01 48 65 15 59

Up to 9,600 baud, 8 data bits, 1 stop bit, no parity

FTP Support

To access our FTP site, log on to our Internet host, ftp.natinst.com, as anonymous and use your Internet address, such as joesmith@anywhere.com, as your password. The support files and documents are located in the /support directories.

Fax-on-Demand Support

Fax-on-Demand is a 24-hour information retrieval system containing a library of documents on a wide range of technical information. You can access Fax-on-Demand from a touch-tone telephone at 512 418 1111.

E-Mail Support (Currently USA Only)

You can submit technical support questions to the applications engineering team through e-mail at the Internet address listed below. Remember to include your name, address, and phone number so we can contact you with solutions and suggestions.

support@natinst.com

Telephone and Fax Support

National Instruments has branch offices all over the world. Use the list below to find the technical support number for your country. If there is no National Instruments office in your country, contact the source from which you purchased your software to obtain support.

Country	Telephone	Fax
Australia	03 9879 5166	03 9879 6277
Austria	0662 45 79 90 0	0662 45 79 90 19
Belgium	02 757 00 20	02 757 03 11
Brazil	011 288 3336	011 288 8528
Canada (Ontario)	905 785 0085	905 785 0086
Canada (Quebec)	514 694 8521	514 694 4399
Denmark	45 76 26 00	45 76 26 02
Finland	09 725 725 11	09 725 725 55
France	01 48 14 24 24	01 48 14 24 14
Germany	089 741 31 30	089 714 60 35
Hong Kong	2645 3186	2686 8505
Israel	03 6120092	03 6120095
Italy	02 413091	02 41309215
Japan	03 5472 2970	03 5472 2977
Korea	02 596 7456	02 596 7455
Mexico	5 520 2635	5 520 3282
Netherlands	0348 433466	0348 430673
Norway	32 84 84 00	32 84 86 00
Singapore	2265886	2265887
Spain	91 640 0085	91 640 0533
Sweden	08 730 49 70	08 730 43 70
Switzerland	056 200 51 51	056 200 51 55
Taiwan	02 377 1200	02 737 4644
United Kingdom	01635 523545	01635 523154
United States	512 795 8248	512 794 5678

Technical Support Form

Photocopy this form and update it each time you make changes to your software or hardware, and use the completed copy of this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

If you are using any National Instruments hardware or software products related to this problem, include the configuration forms from their user manuals. Include additional pages if necessary. Company Fax (___) _____Phone (___) _____ Computer brand Model Processor Operating system (include version number) Clock speed _____MHz RAM ____MB Display adapter _____ Mouse ___yes ___no Other adapters installed _____ Hard disk capacity _____MB Brand____ Instruments used _____ National Instruments hardware product model Revision Configuration _____ National Instruments software product ______ Version _____ Configuration _____ The problem is: List any error messages: The following steps reproduce the problem:

PXI E Series Hardware and Software Configuration Form

Record the settings and revisions of your hardware and software on the line to the right of each item. Complete a new copy of this form each time you revise your software or hardware configuration, and use this form as a reference for your current configuration. Completing this form accurately before contacting National Instruments for technical support helps our applications engineers answer your questions more efficiently.

National Instruments Products

PXI E Series board
PXI E Series board serial number
Base memory address of PXI E Series board
Interrupt level of PXI E Series board
Programming choice (NI-DAQ, LabVIEW, LabWindows/CVI, or other)
Software version
Other Products
Computer make and model
Microprocessor
Clock frequency or speed
Type of video board installed
Operating system version
Operating system mode
Programming language
Programming language version
Other boards in system
Base I/O address of other boards
Interrupt level of other boards

Documentation Comment Form

PXI E Series User Manual

Title:

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

Edition D	ate:	January 1999		
Part Num	ber:	321554C-01		
Please coi	nment	on the completeness, clarity, a	and organizati	on of the manual.
If you find	l errors	in the manual, please record	the page num	bers and describe the errors.
Thank you	-	-		
Address _				
E-Mail A	ddress _			
Mail to:	Natio	ical Publications nal Instruments Corporation Bridge Point Parkway	Fax to:	Technical Publications National Instruments Corporation 512 794 5678

Austin, Texas 78730-5039

Glossary

Prefix	Meanings	Value
p-	pico	10-12
n-	nano-	10-9
μ-	micro-	10-6
m-	milli-	10-3
k-	kilo-	103
M-	mega-	106
G-	giga-	109

degrees

Numbers/Symbols

	degrees
>	greater than
≥	greater than or equal to
<	less than
≤	less than or equal to
_	negative of, or minus
Ω	ohms
/	per

% percent

± plus or minus

+ positive of, or plus

Glossary

 $\sqrt{}$ square root of

+5 V +5 VDC source signal

A

A amperes

AC alternating current

ACH analog input channel signal

A/D analog-to-digital

ADC analog-to-digital converter—an electronic device, often an integrated

circuit, that converts an analog voltage to a digital number

AI analog input

AIGATE analog input gate signal

AIGND analog input ground signal

AISENSE analog input sense signal

ANSI American National Standards Institute

AO analog output

AOGND analog output ground signal

ASIC Application-Specific Integrated Circuit—a proprietary semiconductor

component designed and manufactured to perform a set of specific

functions.

В

BIOS basic input/output system—BIOS functions are the fundamental level of

any PC or compatible computer. BIOS functions embody the basic operations needed for successful use of the computer's hardware resources.

bipolar a signal range that includes both positive and negative values (for example,

-5 V to +5 V

C

C Celsius

CalDAC calibration DAC

CH channel—pin or wire lead to which you apply or from which you read the

analog or digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist

of either four or eight digital channels

cm centimeter

CMOS complementary metal-oxide semiconductor

CMRR common-mode rejection ratio—a measure of an instrument's ability to

reject interference from a common-mode signal, usually expressed in

decibels (dB)

CompactPCI Refers to the core specification defined by the PCI Industrial Computer

Manufacturer's Group (PICMG)

CONVERT* convert signal

counter/timer a circuit that counts external pulses or clock pulses (timing)

CTR counter

D

D/A digital-to-analog

DAC digital-to-analog converter—an electronic device, often an integrated

circuit, that converts a digital number into a corresponding analog voltage

or current

DACOOUT analog channel 0 output signal

DAC1OUT analog channel 1 output signal

DAQ data acquisition—a system that uses the computer to collect, receive, and

generate electrical signals

DAQ-STC A custom ASIC implementing a system timing controller for

data-acquisition time-related functions. The DAQ-STC consists of three timing groups that control analog input, analog output, and general-purpose

counter/timer functions.

dB decibel—the unit for expressing a logarithmic measure of the ratio of two

signal levels: dB=20log10 V1/V2, for signals in volts

DC direct current

DGND digital ground signal

DIFF differential mode

DIO digital input/output

DIP dual inline package

dithering the addition of Gaussian noise to an analog input signal

DMA direct memory access—a method by which data can be transferred to/from

computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring

data to/from computer memory.

DNL differential nonlinearity—a measure in LSB of the worst-case deviation of

code widths from their ideal value of 1 LSB

DO digital output

E

EEPROM electrically erasable programmable read-only memory—ROM that can be

erased with an electrical signal and reprogrammed

EXTREF external reference signal

EXTSTROBE external strobe signal

F

FIFO first-in first-out memory buffer—FIFOs are often used on DAQ devices

to temporarily store incoming or outgoing data until that data can be read or written. For example, an analog input FIFO stores the results of A/D conversions until the data can be read into system memory. Programming the DMA controller and servicing interrupts can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored in the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system memory to the DAQ device.

FREQ_OUT frequency output signal

ft feet

G

GATE gate signal

GPCTR general purpose counter

GPCTR0_GATE general purpose counter 0 gate signal

GPCTR1_GATE general purpose counter 1 gate signal

GPCTR0_OUT general purpose counter 0 output signal

GPCTR1_OUT general purpose counter 1 output signal

GPCTR0_SOURCE general purpose counter 0 clock source signal

GPCTR1_SOURCE general purpose counter 1 clock source signal

GPCTR0_UP_DOWN general purpose counter 0 up down

GPCTR1_UP_DOWN general purpose counter 1 up down

g_{rms} level of random vibration

H

h hour

hex hexadecimal

Hz hertz

I/O input/output—the transfer of data to/from a computer system involving

communications channels, operator interface devices, and/or data

acquisition and control interfaces

I_{OH} current, output high

I_{OL} current, output low

INL relative accuracy

L

LSB least significant bit

M

m meter

MB megabytes of memory

MIO multifunction I/O

MITE MXI Interfaces to Everything is a custom ASIC designed by National

Instruments that implements the PCI bus interface. The MITE supports bus

mastering for high speed data transfers over the PCI bus.

MSB most significant bit

mux multiplexer—a switching device with multiple inputs that sequentially

connects each of its inputs to its output, typically at high speeds, in order to

measure several signals with a single analog input channel

N

NC normally closed, or not connected

NI-DAQ NI driver software for DAQ hardware

noise an undesirable electrical signal—Noise comes from external sources such

as the AC power line, motors, generators, transformers, fluorescent lights, CRT displays, computers, electrical storms, welders, radio transmitters, and internal sources such as semiconductors, resistors, and capacitors.

Noise corrupts signals you are trying to send or receive.

NRSE nonreferenced single-ended mode—all measurements are made with

respect to a common (NRSE) measurement system reference, but the voltage at this reference can vary with respect to the measurement system

ground

0

OUT output pin—a counter output pin where the counter can generate various

TTL pulse waveforms

P

PCI Peripheral Component Interconnect—a high-performance expansion bus

architecture originally developed by Intel to replace ISA and EISA. It is achieving widespread acceptance as a standard for PCs and work-stations;

it offers a theoretical maximum transfer rate of 132 MB/s.

pd pulldown

PFI Programmable Function Input

PFI0/TRIG1 PFI0/trigger 1

PFI1/TRIG2 PFI1/trigger 2

PFI2/CONVERT* PFI2/convert

PFI3/GPCTR1_

SOURCE

PFI3/general purpose counter 1 source

PFI4/GPCTR1 GATE PFI4/general purpose counter 1 gate

PFI5/UPDATE* PFI5/update

PFI6/WFTRIG PFI6/waveform trigger

PFI7/STARTSCAN PFI7/start of scan

PFI8/GPCTR0_

PFI8/general purpose counter 0 source

SOURCE

PFI9/GPCTR0_GATE PFI9/general purpose counter 0 gate

PGIA Programmable Gain Instrumentation Amplifier

port (1) a communications connection on a computer or a remote controller (2)

a digital port, consisting of four or eight lines of digital input and/or output

ppm parts per million

pu pull-up

PXI Stands for PCI eXtensions for Instrumentation. PXI is an open specification

that builds off the CompactPCI specification by adding

instrumentation-specific features.

R

RAM random access memory

rms root mean square

RSE referenced single-ended mode—all measurements are made with respect to

a common reference measurement system or a ground. Also called a

grounded measurement system.

RTD resistive temperature detector—a metallic probe that measures temperature

based upon its coefficient of resistivity

RTSIbus Real-time system integration bus—the National Instruments timing bus

that connects DAQ boards directly for precise synchronization of functions.

This connection is made across the PXI trigger bus.

S

s seconds

S samples

SCANCLK scan clock signal

SCXI Signal Conditioning eXtensions for Instrumentation—the National

Instruments product line for conditioning low-level signals within an external chassis near sensors so only high-level signals are sent to DAQ

boards in the noisy computer environment

SE single-ended—a term used to describe an analog input that is measured

with respect to a common ground

settling time the amount of time required for a voltage to reach its final value within

specified limits

signal conditioning the manipulation of signals to prepare them for digitizing

SISOURCE SI counter clock signal

SOURCE source signal

S/s samples per second—used to express the rate at which a DAQ board

samples an analog signal

STARTSCAN start scan signal

system noise a measure of the amount of noise seen by an analog circuit or an ADC

when the analog inputs are grounded

T

TC terminal count—the ending value of a counter

t_{gh} gate hold time

 t_{gsu} gate setup time

t_{gw} gate pulse width

t_{out} output delay time

THD total harmonic distortion—the ratio of the total rms signal due to harmonic

distortion to the overall rms signal, in dB or percent

thermocouple a temperature sensor created by joining two dissimilar metals. The junction

produces a small voltage as a function of the temperature.

TRIG trigger signal

t_{sc} source clock period

t_{sp} source pulse width

TTL transistor-transistor logic

U

UI update interval

UISOURCE update interval counter clock signal

unipolar a signal range that is always positive (for example, 0 to +10 V)

UPDATE update signal

V

V volts

VDC volts direct current

VI virtual instrument—(1) a combination of hardware and/or software

elements, typically used with a PC, that has the functionality of a classic stand-alone instrument (2) a LabVIEW software module (VI), which consists of a front panel user interface and a block diagram program

V_{IH} volts, input high

 V_{II} volts, input low

V_{in} volts in

V_m measured voltage

V_{OH} volts, output high

 V_{OL} volts, output low

V_{ref} reference voltage

 V_{rms} volts, root mean square

W

waveform multiple voltage readings taken at a specific sampling rate

WFTRIG waveform generation trigger signal

Index

Numbers	description (table), 4-4
+5 V signal	I/O signal summary (table)
damage caused by incorrect connections	PXI-6030E and PXI-6031E, 4-8
(caution), 4-23	PXI-6040E, and PXI-6070E,
description, 4-4	PXI-6071E, 4-6
power connections, 4-23	AISENSE2 signal
protection provided with PXI E Series, C-1	description (table), 4-4
self-resetting fuse, 4-23, C-1	I/O signal summary (table)
sen resetting ruse, 1 23, C 1	PXI-6030E and PXI-6031E, 4-8
_	PXI-6040E, and PXI-6070E,
A	PXI-6071E, 4-6
ACH<015> signal	analog input, 3-2 to 3-8
analog input signal connections, 4-9	dither, 3-6 to 3-7
description (table), 4-4	input modes, 3-2 to 3-3
I/O signal summary (table)	input polarity and range, 3-3 to 3-6
PXI-6030E and PXI-6031E, 4-8	PXI-6030E and PXI-6031E, 3-4 to 3-5
PXI-6040E, and PXI-6070E,	PXI-6040E, PXI-6070E, and
PXI-6071E, 4-6	PXI06071E, 3-3 to 3-4
ACH<1663> signal	range selection considerations, 3-6
analog input signal connections, 4-9	multiple channel scanning considerations,
description (table), 4-4	3-7 to 3-8
I/O signal summary (table)	questions about PXI E Series boards,
PXI-6030E and PXI-6031E, 4-8	C-2 to C-3
PXI-6040E, and PXI-6070E,	signal connections, 4-9 to 4-11
PXI-6071E, 4-6	PGIA (figure), 4-10
AIGATE signal, 4-33	PXI-6030E, and PXI-6040E,
AIGND signal	PXI-6070E, 4-9
analog input signal connections, 4-9 to 4-10	PXI-6031E and PXI-6071E, 4-9
description (table), 4-4	analog input specifications
differential connections for floating signal	PXI-6030E and PXI-6031E, A-15 to A-20
sources, 4-16 to 4-17	accuracy information, A-17
I/O signal summary (table)	amplifier characteristics, A-18
PXI-6030E and PXI-6031E, 4-8	dynamic characteristics, A-19
PXI-6040E, and PXI-6070E,	input characteristics, A-15 to A-16
PXI-6071E, 4-6	stability, A-19
AISENSE signal	transfer characteristics, A-18
analog input signal connections, 4-9 to 4-10	PXI-6040E, PXI-6070E, and PXI-6071E,
	A_{-1} to A_{-8}

accuracy information, A-3 to A-4 amplifier characteristics, A-5 to A-6	low-hysteresis analog triggering mode (figure), 3-12
dynamic characteristics, A-5 to A-7	PFIO/TRIG1 pin (note), 3-10
input characteristics, A-1 to A-2	specifications
stability, A-7	PXI-6030E and PXI-6031E, A-23
transfer characteristics, A-5	PXI-6040E, PXI-6070E, and
analog output	PXI-6071E, A-12
hardware overview, 3-8 to 3-9	AOGND signal
polarity selection, 3-9	analog output connections, 4-20 to 4-21
questions about PXI E Series boards,	description (table), 4-4
C-2 to C-3	I/O signal summary (table)
reference selection, 3-9	PXI-6030E and PXI-6031E, 4-8
reglitch selection, 3-9	PXI-6040E, and PXI-6070E,
signal connections, 4-20 to 4-21	PXI-6071E, 4-7
analog output specifications	
PXI-6030E and PXI-6031E, A-19 to A-21 accuracy information, A-20 dynamic characteristics, A-21 output characteristics, A-19 to A-20 stability, A-21 transfer characteristics, A-20 to A-21 voltage output, A-21 PXI-6040E, PXI-6070E, and PXI-6071E, A-8 to A-10 accuracy information, A-8 to A-9 dynamic characteristics, A-8 stability, A-10	bipolar input PXI-6030E and PXI-6031E, 3-4 PXI-6040E, PXI-6070E, and PXI-6071E 3-3 bipolar output, 3-9 board configuration, 2-2, C-2 bulletin board support, D-1 bus interface specifications PXI-6030E and PXI-6031E, A-24 PXI-6040E, PXI-6070E, and PXI-6071E A-13
transfer characteristics, A-9 voltage output, A-9 to A-10 analog trigger, 3-10 to 3-12 above-high-level analog triggering mode (figure), 3-11 below-low-level analog triggering mode (figure), 3-11 block diagram, 3-10 high-hysteresis analog triggering mode (figure), 3-12 inside-region analog triggering mode (figure), 3-11	cable connector, optional. See also I/O connectors. 50-pin MIO connector pin assignments (figure), B-4 68-pin extended analog input connector pin assignments (figure), B-3 68-pin MIO connector pin assignments (figure), B-2

cables	I/O signal summary (table)
custom cabling, 1-6 to 1-7	PXI-6030E and PXI-6031E, 4-8
field wiring considerations, 4-43 to 4-44	PXI-6040E, and PXI-6070E,
calibration, 5-1 to 5-3	PXI-6071E, 4-7
analog output gain error, 5-3	DAC1OUT signal
external calibration, 5-2	analog output connections, 4-20 to 4-21
loading calibration constants, 5-1 to 5-2	description (table), 4-4
self-calibration, 5-2	I/O signal summary (table)
specifications	PXI-6030E and PXI-6031E, 4-8
PXI-6030E and PXI-6031E, A-23 to	PXI-6040E, and PXI-6070E,
A-24	PXI-6071E, 4-7
PXI-6040E, PXI-6070E, and	DAQ timing connections, 4-25 to 4-26
PXI-6071E, A-13	AIGATE signal, 4-33
charge injection, 3-8	CONVERT* signal, 4-31 to 4-33
clocks, board and RTSI, 3-15	EXTSTROBE* signal, 4-26 to 4-27
commonly asked questions. See questions	SCANCLK signal, 4-26
about PXI E Series boards.	SISOURCE signal, 4-33 to 4-34
common-mode signal rejection, 4-20	STARTSCAN signal, 4-29 to 4-31
CompactPCI	TRIG1 signal, 4-27 to 4-28
J2 pins used by PXI E Series (table),	TRIG2 signal, 4-28 to 4-29
1-2 to 1-3	typical posttriggered acquisition
using PXI with, 1-2 to 1-3	(figure), 4-25
ComponentWorks application software, 1-4	typical pretriggered acquisition
configuration. See also input configurations.	(figure), 4-26
board configuration, 2-2	DAQ-STC system timing control ASIC, C-1,
questions about PXI E Series boards, C-2	C-4
connectors. See I/O connectors.	DGND signal
CONVERT* signal	description (table), 4-4
signal routing (figure), 3-14	digital I/O connections, 4-22
timing connections, 4-31 to 4-33	I/O signal summary (table)
input timing (figure), 4-32	PXI-6030E and PXI-6031E, 4-8
output timing (figure), 4-32	PXI-6040E, and PXI-6070E,
counter/timer applications, C-4	PXI-6071E, 4-7
custom cabling, 1-6 to 1-7	DIFF (differential) input mode, 4-14 to 4-17
customer communication, xiv, D-1 to D-2	definition (table), 3-3
	description, 4-14
D	ground-referenced signal sources, 4-15
_	nonreferenced or floating signal sources,
DAC0OUT signal	4-16 to 4-17
analog output connections, 4-20 to 4-21	recommended configuration
description (table), 4-4	(figure), 4-13

when to use, 4-14	PXI-6040E, PXI-6070E, and PXI-6071E,
digital I/O	A-13 to A-14
hardware overview, 3-13	environmental noise, avoiding, 4-43 to 4-44
questions about PXI E Series boards,	equipment, optional, 1-6
C-3 to C-5	EXTREF signal
signal connections, 4-22 to 4-23	analog output reference selection, 3-9
exceeding maximum input voltage	description (table), 4-4
ratings (warning), 4-22	I/O signal summary, PXI-6040E, and
specifications	PXI-6070E, PXI-6071E (table), 4-7
PXI-6030E and PXI-6031E, A-21 to	EXTSTROBE* signal
A-22	description (table), 4-5
PXI-6040E, PXI-6070E, and	I/O signal summary (table)
PXI-6071E, A-10 to A-11	PXI-6030E and PXI-6031E, 4-8
digital trigger specifications	PXI-6040E, and PXI-6070E,
PXI-6030E and PXI-6031E, A-23	PXI-6071E, 4-7
PXI-6040E, PXI-6070E, and PXI-6071E,	timing connections, 4-26 to 4-27
A-12	
DIO<07> signal	F
description (table), 4-4	F
digital I/O connections, 4-22 to 4-23	fax and telephone support, D-2
I/O signal summary (table)	Fax-on-Demand support, D-2
PXI-6030E and PXI-6031E, 4-8	field wiring considerations, 4-43 to 4-44
PXI-6040E, and PXI-6070E,	floating signal sources
PXI-6071E, 4-7	description, 4-11
dither	differential connections, 4-16 to 4-17
enabling, 3-6 to 3-7	recommended configuration
signal acquisition effects (figure), 3-7	(figure), 4-13
documentation	single-ended connections (RSE
conventions used in manual, xii-xiii	configuration), 4-19
National Instruments documentation set,	FREQ_OUT signal
xiii-xiv	description (table), 4-6
organization of manual, xi-xii	I/O signal summary (table)
related documentation, xiv	PXI-6030E and PXI-6031E, 4-9
	PXI-6040E, and PXI-6070E,
E	PXI-6071E, 4-7
	waveform generation timing connections,
EEPROM storage of calibration constants, 5-1	4-43
e-mail support, D-2	frequently asked questions. See questions
environment specifications	about PXI E Series boards.
PXI-6030E and PXI-6031E, A-24 to A-25	FTP support, D-1
	fuse, self-resetting, 4-23, C-1

G	single-ended connections (NRSE
general-purpose timing signal connections,	configuration), 4-19 to 4-20
4-37 to 4-43	
FREQ_OUT signal, 4-43	Н
GPCTR0_GATE signal, 4-38 to 4-39	hardware overview
GPCTR0_OUT signal, 4-39	
GPCTR0_SOURCE signal, 4-37 to 4-38	analog input, 3-2 to 3-8
GPCTR0_UP_DOWN signal, 4-39	dither, 3-6 to 3-7
GPCTR1_GATE signal, 4-40 to 4-41	input modes, 3-2 to 3-3
GPCTR1_OUT signal, 4-41	input polarity and range, 3-3 to 3-6
GPCTR1_SOURCE signal, 4-40	multiple channel scanning considerations, 3-7 to 3-8
GPCTR1_UP_DOWN signal,	
4-41 to 4-43	range selection considerations, 3-6
glitches, 3-9	analog output, 3-8 to 3-9
GPCTR0_GATE signal, 4-38 to 4-39	polarity selection, 3-9 reference selection, 3-9
GPCTR0_OUT signal	
description (table), 4-6	reglitch selection, 3-9
I/O signal summary (table)	analog trigger, 3-10 to 3-12 above-high-level analog triggering
PXI-6030E and PXI-6031E, 4-9	mode (figure), 3-11
PXI-6040E, and PXI-6070E,	below-low-level analog triggering
PXI-6071E, 4-7	mode (figure), 3-11
waveform generation timing connections,	block diagram, 3-10
4-39	high-hysteresis analog triggering
GPCTR0_SOURCE signal, 4-37 to 4-38	mode (figure), 3-12
GPCTR0_UP_DOWN signal, 4-39	inside-region analog triggering mode
GPCTR1_GATE signal, 4-40 to 4-41	(figure), 3-11
GPCTR1_OUT signal	low-hysteresis analog triggering
description (table), 4-5	mode (figure), 3-12
I/O signal summary (table)	PFIO/TRIG1 pin (note), 3-10
PXI-6030E and PXI-6031E, 4-8	block diagram, 3-1
PXI-6040E, and PXI-6070E,	digital I/O, 3-13
PXI-6071E, 4-7	timing signal routing, 3-13 to 3-16
waveform generation timing connections,	board and RTSI clocks, 3-15
4-41	programmable function inputs, 3-14
GPCTR1_SOURCE signal, 4-40	RTSI triggers, 3-15 to 3-16
GPCTR1_UP_DOWN signal, 4-41 to 4-43	
ground-referenced signal sources	1
description, 4-12	-
differential connections, 4-15	input configurations, 4-12 to 4-20
recommended configuration (figure), 4-13	available input modes, 3-2 to 3-3

DIFF (table), 3-3	optional cable connector	
NRSE (table), 3-3	50-pin MIO connector pin	
RSE (table), 3-3	assignments (figure), B-4	
common-mode signal rejection, 4-20	68-pin extended analog input	
differential connections, 4-14 to 4-17	connector pin assignments	
DIFF input configuration, 4-14	(figure), B-3	
floating signal sources, 4-16 to 4-17	68-pin MIO connector pin	
ground-referenced signal sources,	assignments (figure), B-2	
4-15	pin assignments	
nonreferenced signal sources,	PXI-6030E, PXI-6040E, and	
4-16 to 4-17	PXI-6070E (figure), 4-2	
recommended configuration (figure),	PXI-6031E and PXI-6071E	
4-13	(figure), 4-3	
single-ended connections, 4-17 to 4-20	RTSI bus signal connections	
floating signal sources (RSE	(figure), 3-16	
configuration), 4-19	signal descriptions (table), 4-4 to 4-6	
grounded signal sources (NRSE		
configuration), 4-19 to 4-20	J	
input polarity and range, 3-3 to 3-6	-	
PXI-6030E and PXI-6031E, 3-4 to 3-5	J2 pins used by PXI E Series (table), 1-2 to 1-3	
actual range and measurement		
precision (table), 3-5	L	
PXI-6040E, PXI-6070E, and PXI-6071E,	_	
3-3 to 3-4	LabVIEW application software, 1-4	
actual range and measurement	LabWindows/CVI application software, 1-4	
precision (table), 3-4		
range selection considerations, 3-6	M	
installation. See also configuration.		
hardware installation, 2-1 to 2-2	manual. See documentation.	
questions about PXI E Series boards, C-2	multiple-channel scanning, 3-7 to 3-8	
software installation, 2-1		
unpacking the PXI E Series, 1-7	N	
I/O connectors, 4-1 to 4-9		
exceeding maximum ratings (warning),	NI-DAQ driver software, 1-4 to 1-5, C-2 noise	
4-1		
I/O signal summary (table)	avoiding, 4-43 to 4-44	
PXI-6030E and PXI-6031E,	Gaussian, 3-6	
4-8 to 4-9	NRSE (nonreferenced single-ended input)	
PXI-6040E, and PXI-6070E,	description (table), 3-3	
PXI-6071E, 4-6 to 4-7	differential connections, 4-16 to 4-17	
	recommended configuration	
	(figure), 4-13	

single-ended connections (NRSE	PFI6/WFTRIG signal
configuration), 4-19 to 4-20	description (table), 4-6
	I/O signal summary (table)
n	PXI-6030E and PXI-6031E, 4-9
P	PXI-6040E, and PXI-6070E,
PFI0/TRIG1 signal	PXI-6071E, 4-7
description (table), 4-5	PFI7/STARTSCAN signal
I/O signal summary (table)	description (table), 4-6
PXI-6030E and PXI-6031E, 4-8	I/O signal summary (table)
PXI-6040E, and PXI-6070E,	PXI-6030E and PXI-6031E, 4-9
PXI-6071E, 4-7	PXI-6040E, and PXI-6070E,
PFI1/TRIG2 signal	PXI-6071E, 4-7
description (table), 4-5	PFI8/GPCTR0_SOURCE signal
I/O signal summary (table)	description (table), 4-6
PXI-6030E and PXI-6031E, 4-8	I/O signal summary (table)
PXI-6040E, and PXI-6070E,	PXI-6030E and PXI-6031E, 4-9
PXI-6071E, 4-7	PXI-6040E, and PXI-6070E,
PFI2/CONVERT* signal	PXI-6071E, 4-7
description (table), 4-5	PFI9/GPCTR0_GATE signal
I/O signal summary (table)	description (table), 4-6
PXI-6030E and PXI-6031E, 4-8	I/O signal summary (table)
PXI-6040E, and PXI-6070E,	PXI-6030E and PXI-6031E, 4-9
PXI-6071E, 4-7	PXI-6040E, and PXI-6070E,
PFI3/GPCTR1_SOURCE signal	PXI-6071E, 4-7
description (table), 4-5	PFIs (programmable function inputs)
I/O signal summary (table)	questions about PXI E Series boards, C-5
PXI-6030E and PXI-6031E, 4-8	signal routing, 3-14
PXI-6040E, and PXI-6070E,	timing I/O connections, 4-24 to 4-25
PXI-6071E, 4-7	PGIA (programmable gain instrumentation
PFI4/GPCTR1_GATE signal	amplifier)
description (table), 4-5	analog input connections, 4-11
I/O signal summary (table)	(figure), 4-10
PXI-6030E and PXI-6031E, 4-8	common-mode signal rejection, 4-20
PXI-6040E, and PXI-6070E,	differential connections
PXI-6071E, 4-7	floating signal sources, 4-16 to 4-17
PFI5/UPDATE* signal	ground-referenced signal
description (table), 4-5	sources, 4-15
I/O signal summary (table)	single-ended connections
PXI-6030E and PXI-6031E, 4-8	floating signal sources (figure), 4-19
PXI-6040E, and PXI-6070E,	grounded signal sources
PXI-6071E, 4-7	(figure), 4-20

physical specifications	pretriggered data acquisition
PXI-6030E and PXI-6031E, A-24	definition, 4-25
PXI-6040E, PXI-6070E, and PXI-6071E,	typical acquisition (figure), 4-26
A-13	programmable function inputs (PFIs). See
pin assignments	PFIs (programmable function inputs).
optional cable connector	programmable gain instrumentation amplifier.
50-pin MIO connector pin	See PGIA (programmable gain
assignments (figure), B-4	instrumentation amplifier).
68-pin analog input connector pin	PXI E Series. See also hardware overview.
assignments (figure), B-3	block diagram, 3-1
68-pin MIO connector pin	common questions, C-1 to C-5
assignments (figure), B-2	analog input and output, C-2 to C-3
PXI-6030E, PXI-6040E, and PXI-6070E	general information, C-1
(figure), 4-2	installation and configuration, C-2
PXI-6031E and PXI-6071E (figure), 4-3	timing and digital I/O, C-3 to C-5
pins used by PXI E Series board (table),	custom cabling, 1-6 to 1-7
1-2 to 1-3	features, 1-1 to 1-2
polarity	installation, 2-1 to 2-2
input polarity and range, 3-3 to 3-6	optional equipment, 1-6
PXI-6030E and PXI-6031E,	requirements for getting started, 1-3
3-4 to 3-5	software programming choices, 1-3 to 1-6
actual range and measurement	National Instruments application
precision (table), 3-5	software, 1-4
PXI-6040E, PXI-6070E, and	NI-DAQ driver software, 1-4 to 1-5
PXI-6071E, 3-3 to 3-4	register-level programming, 1-6
actual range and measurement	unpacking, 1-7
precision (table), 3-4	using PXI with CompactPCI, 1-2 to 1-3
range selection considerations, 3-6	
output polarity selection, 3-9	
posttriggered data acquisition	Q
definition, 4-25	questions about PXI E Series boards,
typical acquisition (figure), 4-25	C-1 to C-5
power connections, 4-23	analog input and output, C-2 to C-3
power requirement specifications	general information, C-1
PXI-6030E and PXI-6031E, A-24	installation and configuration, C-2 timing and digital I/O, C-3 to C-5
bus requirements, A-24	
I/O connector, A-24	
PXI-6040E, PXI-6070E, and PXI-6071E,	
A-13	
bus requirements, A-13	
I/O connector power, A-13	

R	ground-referenced signal
reference selection, analog output, 3-9	sources, 4-15
referenced single-ended input (RSE). See RSE	nonreferenced signal sources, 4-16 to 4-17
(referenced single-ended input).	recommended configuration (figure),
register-level programming, 1-6	4-13
reglitch selection, 3-9	single-ended connections,
RSE (referenced single-ended input)	4-17 to 4-20
description (table), 3-3	floating signal sources (RSE
recommended configuration (figure), 4-13	configuration), 4-19
single-ended connections for floating	grounded signal sources (NRSE
signal sources, 4-19	configuration), 4-19 to 4-20
RTSI clocks, 3-15	I/O connectors, 4-1 to 4-9
RTSI triggers, 3-15 to 3-16	exceeding maximum ratings
overview, 3-15	(warning), 4-1
RTSI bus signal connections	I/O signal summary (table)
(figure), 3-16	PXI-6030E and PXI-6031E, 4-8 to 4-9
	PXI-6040E, and PXI-6070E,
S	PXI-6071E, 4-6 to 4-7
SCANCLK signal	pin assignments
description (table), 4-4	PXI-6030E, PXI-6040E, and PXI-6070E (figure), 4-2
I/O signal summary (table)	PXI-6031E and PXI-6071E
PXI-6030E and PXI-6031E, 4-8	(figure), 4-3
PXI-6040E, and PXI-6070E,	signal descriptions (table), 4-4 to 4-6
PXI-6071E, 4-7	optional cable connector
timing connections, 4-26	50-pin MIO connector pin
self-resetting fuse, 4-23, C-1	assignments (figure), B-4
settling time, 3-7 to 3-8	68-pin extended analog input
signal connections	connector pin assignments
analog input, 4-9 to 4-11	(figure), B-3
analog output, 4-20 to 4-21	68-pin MIO connector pin
digital I/O, 4-22 to 4-23	assignments (figure), B-2
field wiring considerations, 4-43 to 4-44	power connections, 4-23
input configurations, 4-12 to 4-20	timing connections, 4-23 to 4-43
common-mode signal rejection, 4-20	DAQ timing connections,
differential connections, 4-14 to 4-17	4-25 to 4-26
DIFF input configuration, 4-14	AIGATE signal, 4-33
floating signal sources,	CONVERT* signal, 4-31 to 4-33
4-16 to 4-17	EXTSTROBE* signal,
. 10 00 1 17	4-26 to 4-27

SCANCLK signal, 4-26	when to use, 4-18
SISOURCE signal, 4-33 to 4-34	SISOURCE signal, 4-33 to 4-34
STARTSCAN signal,	software programming choices, 1-3 to 1-6
4-29 to 4-31	National Instruments application
TRIG1 signal, 4-27 to 4-28	software, 1-4
TRIG2 signal, 4-28 to 4-29	NI-DAQ driver software, 1-4 to 1-5
typical posttriggered acquisition	register-level programming, 1-6
(figure), 4-25	specifications
typical pretriggered acquisition	PXI-6030E and PXI-6031E
(figure), 4-26	analog input, A-15 to A-19
general-purpose timing signal	accuracy information, A-17
connections, 4-37 to 4-43	amplifier characteristics, A-18
FREQ_OUT signal, 4-43	dynamic characteristics, A-19
GPCTR0_GATE signal,	input characteristics,
4-38 to 4-39	A-15 to A-16
GPCTR0_OUT signal, 4-39	stability, A-19
GPCTR0_SOURCE signal,	transfer characteristics, A-18
4-37 to 4-38	analog output, A-19 to A-21
GPCTR0_UP_DOWN signal,	accuracy information, A-20
4-39	dynamic characteristics, A-21
GPCTR1_GATE signal,	output characteristics,
4-40 to 4-41	A-19 to A-20
GPCTR1_OUT signal, 4-41 GPCTR1_SOURCE signal, 4-40	stability, A-21
<u> </u>	transfer characteristics,
GPCTR1_UP_DOWN signal, 4-41 to 4-43	A-20 to A-21
programmable function input	voltage output, A-21
connections, 4-24 to 4-25	analog trigger, A-23
waveform generation timing	bus interface, A-24
connections, 4-34 to 4-37	calibration, A-23 to A-24
UISOURCE signal, 4-36 to 4-37	digital I/O, A-21 to A-22
UPDATE* signal, 4-35 to 4-36	digital trigger, A-23
WFTRIG signal, 4-34 to 4-35	environment, A-24 to A-25
types of signal sources, 4-11 to 4-12	physical, A-24
floating, 4-11	power requirements, A-24
ground-referenced, 4-12	bus requirements, A-24
single-ended connections, 4-17 to 4-20	I/O connector, A-24
description, 4-17 to 4-18	timing I/O, A-22
floating signal sources (RSE), 4-19	triggers, A-23
grounded signal sources (NRSE),	PXI-6040E, PXI-6070E, and PXI-6071I
4-19 to 4-20	analog input, A-1 to A-7

accuracy information,	AIGATE signal, 4-33
A-3 to A-4	CONVERT* signal, 4-31 to 4-33
amplifier characteristics,	EXTSTROBE* signal, 4-26 to 4-27
A-5 to A-6	SCANCLK signal, 4-26
dynamic characteristics,	SISOURCE signal, 4-33 to 4-34
A-6 to A-7	STARTSCAN signal, 4-29 to 4-31
input characteristics, A-1 to A-2	TRIG1 signal, 4-27 to 4-28
stability, A-7	TRIG2 signal, 4-28 to 4-29
transfer characteristics, A-5	typical posttriggered acquisition
analog output, A-8 to A-10	(figure), 4-25
accuracy information,	typical pretriggered acquisition
A-8 to A-9	(figure), 4-26
dynamic characteristics, A-10	exceeding maximum input voltage ratings
output characteristics, A-8	(warning), 4-23
stability, A-10	general-purpose timing signal
transfer characteristics, A-9	connections, 4-37 to 4-43
voltage output, A-9 to A-10	FREQ_OUT signal, 4-43
analog trigger, A-12	GPCTR0_GATE signal, 4-38 to 4-39
bus interface, A-13	GPCTR0_OUT signal, 4-39
calibration, A-13	GPCTR0_SOURCE signal,
digital I/O, A-10 to A-11	4-37 to 4-38
digital trigger, A-12	GPCTR0_UP_DOWN signal, 4-39
environment, A-13 to A-14	GPCTR1_GATE signal, 4-40 to 4-41
physical, A-13	GPCTR1_OUT signal, 4-41
power requirements, A-13	GPCTR1_SOURCE signal, 4-40
bus requirements, A-13	GPCTR1_UP_DOWN signal,
I/O connector power, A-13	4-41 to 4-43
timing I/O, A-11	programmable function input
triggers, A-12	connections, 4-24 to 4-25
STARTSCAN signal, 4-29 to 4-31	questions about PXI E Series boards,
input timing (figure), 4-30	C-3 to C-5
output timing (figure), 4-30	timing I/O connections (figure), 4-24
	waveform generation timing connections,
	4-34 to 4-37
T	UISOURCE signal, 4-36 to 4-37
technical support, D-1 to D-2	UPDATE* signal, 4-35 to 4-36
telephone and fax support, D-2	WFTRIG signal, 4-34 to 4-35
theory of operation. See hardware overview.	timing I/O specifications
timebases, board and RTSI clocks, 3-15	PXI-6030E and PXI-6031E, A-22 to A-23
timing connections, 4-23 to 4-43	PXI-6040E, PXI-6070E, and PXI-6071E,
DAQ timing connections, 4-25 to 4-26	A-11 to A-12

timing signal routing, 3-13 to 3-16 board and RTSI clocks, 3-15 CONVERT* signal routing (figure), 3-14 programmable function inputs, 3-14 RTSI triggers, 3-15 to 3-16 TRIG1 signal, 4-27 to 4-28 input timing (figure), 4-27 output timing (figure), 4-28 TRIG2 signal, 4-28 to 4-29 input timing (figure), 4-29 output timing (figure), 4-29 output timing (figure), 4-29	UUISOURCE signal, 4-36 to 4-37 unipolar input PXI-6030E and PXI-6031E, 3-4 PXI-6040E, PXI-6070E, and PXI-6071E 3-3 unipolar output, 3-9 UPDATE* signal, 4-35 to 4-36 input timing (figure), 4-36 output timing (figure), 4-36
triggers analog, 3-10 to 3-12	V
above-high-level analog triggering mode (figure), 3-11 below-low-level analog triggering mode (figure), 3-11 block diagram, 3-10 high-hysteresis analog triggering	VCC signal summary (table) PXI-6030E and PXI-6031E, 4-8 PXI-6040E, and PXI-6070E, PXI-6071E 4-7 VirtualBench application software, 1-4
mode (figure), 3-12 inside-region analog triggering mode (figure), 3-11 low-hysteresis analog triggering mode (figure), 3-12 PFIO/TRIG1 pin (note), 3-10 RTSI triggers, 3-15 to 3-16 specifications PXI-6030E and PXI-6031E, A-23 PXI-6040E, PXI-6070E, and PXI-6071E, A-12 troubleshooting. See questions about PXI E	waveform generation timing connections, 4-34 to 4-37 UISOURCE signal, 4-36 to 4-37 UPDATE* signal, 4-35 to 4-36 WFTRIG signal, 4-34 to 4-35 WFTRIG signal, 4-34 to 4-35 input timing (figure), 4-35 output timing (figure), 4-35 wiring considerations, 4-43 to 4-44
Series boards.	